Formal Verification of the VAMP Microprocessor
Formal Verification of Hardware Systems
Hardware Scheduling Algorithms, Performance and Correctness of Schedulers
Design and Evaluation of IEEE Compliant Floating Point Units
Entire Processors, Vector and Dataflow Architectures, Parallel Machines
Caches, Register Files, Virtual Memory, I/O Architectures
Back to the institute's home page.
We welcome feedback and comments at