Computer Architecture

View by Topics, People , Publications

 

Topics

Formal Verification
Formal Verification of Hardware Systems
Schedulers
Hardware Scheduling Algorithms, Performance and Correctness of Schedulers
Floating Point Units
Design and Evaluation of IEEE Compliant Floating Point Units
Processors and Systems
Entire Processors, Vector and Dataflow Architectures, Parallel Machines
Memory Design
Caches, Register Files, Virtual Memory, I/O Architectures
Back to the institute's home page.

We welcome feedback and comments at www@wurzelausix.cs.uni-sb.de.
Last modified on Sep 25, 2000 by Daniel Kröning.