

Formal Verification of a Framework for Microkernel Programmers



Dissertation

zur Erlangung des Grades
Doktor der Ingenieurwissenschaften (Dr.-Ing.)
der Naturwissenschaftlich-Technischen Fakultät I
der Universität des Saarlandes

Alexandra Tsyban

azul@wjpserver.cs.uni-sb.de

Saarbrücken, August 2009

Tag des Kolloquiums: 24. November 2009
Dekan: Prof. Dr. Joachim Weickert
Vorsitzender des Prüfungsausschusses: Prof. Dr. Reinhard Wilhelm
1. Berichterstatter: Prof. Dr. Wolfgang J. Paul
2. Berichterstatter: Prof. Dr. Bernhard Beckert
akademischer Mitarbeiter: Dr. Dirk Leinenbach

Hiermit erkläre ich, dass ich die vorliegende Arbeit ohne unzulässige Hilfe Dritter und ohne Benutzung anderer als der angegebenen Hilfsmittel angefertigt habe. Die aus anderen Quellen oder indirekt übernommenen Daten und Konzepte sind unter Angabe der Quelle gekennzeichnet. Die Arbeit wurde bisher weder im In- noch im Ausland in gleicher oder ähnlicher Form in anderen Prüfungsverfahren vorgelegt.

Saarbrücken, im August 2009

This thesis work was founded by the German Federal Ministry of Education and Research (BMBF) in the Verisoft project under grant 01 IS C38.

Abstract

This thesis presents the formal verification of a framework for microkernel programmers called CVM (communicating virtual machines) [41].

CVM is a computational model for concurrent user processes interacting with a generic microkernel and devices. It is implemented in C0_A, a restricted C-dialect with support of inline assembly, as a framework featuring virtual memory, demand paging, memory management, and low-level inter-process and devices communications. The framework can be linked on the source code level with an abstract kernel, an interface to users, in order to obtain a concrete kernel, a program that can be translated and run on a target machine. We use a formally verified microprocessor VAMP [20] as a platform to run the concrete kernel.

The main result of this work is a mechanically checked formal proof that concurrent executions of user processes interacting with a kernel are simulated by executions of the VAMP instruction set architecture model interleaved with devices. In order to obtain this result a number of attendant formal theories have been developed, most notably, a theory of inline assembly verification.

This work is a part of the Verisoft project [111], a large scale effort bringing together industrial and academic partners to push the state-of-the-art in formal verification for realistic computer systems comprising hard- and software.

Kurzzusammenfassung

Diese Arbeit präsentiert die formale Verifikation einer Umgebung für μ -Kernel Programmierer namens CVM (communicating virtual machines) [41].

CVM ist ein Berechnungsmodell für gleichlaufende Softwareprozesse, die mit einem generischen μ -Kernel und Geräten interagieren. Das Modell ist in einem beschränkten C-Dialekt mit Unterstützung von Inline-Assembly C0_A implementiert und stellt die grundlegenden Funktionalitäten eines Betriebssystemkerns zur Verfügung: virtueller Speicher, Speicherverwaltung und rudimentäre Kommunikation zwischen Prozessen und Geräten. CVM wird auf der Quellcode-Ebene mit einem abstrakten Kernel verbunden, der eine Benutzerschnittstelle darstellt. Das Ergebnis ist ein konkreter Kernel, der kompiliert und auf der Hardware ausgeführt wird. Wir verwenden einen formal verifizierten μ -Prozessor VAMP [20] als Zielarchitektur.

Das wichtigste Ergebnis dieser Arbeit ist ein mechanisch geprüfter formaler Beweis. Dieser besagt, dass das Prozessormodell mit Geräten gleichlaufender Softwareprozesse, die mit einem Kernel interagieren, simuliert. Um dieses Ergebnis zu bekommen, wurde eine formale Theorie entwickelt, die insbesondere die Inline-Assembly Verifikation umfasst.

Diese Arbeit ist Teil des langfristig angelegten Forschungsprojektes Verisoft [111]. Das Projekt bringt die industriellen und akademischen Partner zusammen, um die Technologie der formalen Verifikation für realistische Computersysteme weiter zu entwickeln.

Contents

Contents	9
1 Introduction	13
1.1 Motivation and Background	13
1.2 Microkernels	14
1.3 Related Work	14
1.3.1 Operating-System Microkernel Verification	15
1.3.2 Pervasive Systems Verification	17
1.4 Objective	18
1.5 Tools	19
1.6 Foundations and Contributions	19
1.7 Document Organization	20
2 Notation	21
3 Basic Concepts	23
3.1 VAMP Instruction Set Architecture	23
3.1.1 Preliminaries	24
3.1.2 Configurations	25
3.1.3 Instructions	26
3.1.4 Semantics	28
3.1.5 Address Translation	28
3.1.6 Interrupts	29
3.2 VAMP Assembly	32
3.2.1 Motivation	33
3.2.2 Data Representation	33
3.2.3 Configurations	35
3.2.4 Execution modes	36
3.2.5 Instructions	36
3.2.6 Semantics	37
3.2.7 Assembly Programs	43

3.3	Devices	43
3.3.1	Device Model	44
3.3.2	Concrete Devices	45
3.3.3	Generalized Devices	46
3.3.4	Devices Systems	48
3.4	Combined Systems	49
3.4.1	Coupling Processors with Devices	50
3.4.2	VAMP ISA with Devices	52
3.4.3	VAMP Assembly with Devices	54
3.5	C0 Programming Language	55
3.5.1	Overview	56
3.5.2	C0 Programs	57
3.5.3	Translatable C0 Programs	61
3.5.4	C0 Small-Step Semantics Configurations	61
3.5.5	Initial Configuration	64
3.5.6	Valid C0 Small-Step Semantics Configurations	65
3.5.7	Semantics	66
3.5.8	Evaluation	67
4	Compiling C0 to VAMP	69
4.1	Simulation of VAMP Assembly by VAMP ISA	69
4.1.1	Abstraction Relation	70
4.1.2	Preconditions to Simulation	71
4.1.3	Simulation without Devices Access	72
4.1.4	Simulation with Devices Access	74
4.2	Simulation of C0 by VAMP Assembly	75
4.2.1	Memory Layout	75
4.2.2	Simulation Relation	76
4.2.3	Resources Restriction	78
4.2.4	Dynamic Properties	79
4.2.5	Assembly Execution Properties	79
4.2.6	Simulation Theorem	80
4.3	Simulation of C0 by VAMP ISA	81
4.3.1	Simulation Relation	81
4.3.2	Additional Conclusions	81
4.3.3	Simulation Theorem	81
5	CVM: Communicating Virtual Machines	85
5.1	Overview	86
5.1.1	The Target Layer of CVM	86
5.1.2	User Processes	87
5.1.3	Layers of CVM	87
5.1.4	CVM Primitives	87
5.1.5	Computations	88
5.2	Configurations	89
5.2.1	Abstract Kernel Program	90
5.2.2	Initial Configuration	91
5.3	Semantics	94
5.3.1	Dealing with Interrupts	95
5.3.2	Transitions	99

5.3.3	Devices Step	100
5.3.4	User Step	101
5.3.5	Kernel Step	103
5.4	Effects of Primitives	109
6	Concrete Kernel	115
6.1	CVM Framework Implementation	115
6.1.1	The CVM Framework Structure	115
6.1.2	Program of the CVM Framework	117
6.2	Linker	119
6.2.1	Linking Type Environments	119
6.2.2	Linking Function Tables	120
6.2.3	Linking Symbol Tables	124
6.2.4	Linking Programs	124
6.2.5	Correctness	124
6.3	Obtaining a Concrete Kernel	129
6.4	Validity and Translatability of the Concrete Kernel	130
7	Correctness of a Microkernel	133
7.1	CVM Correctness Criteria	133
7.1.1	Obtaining Values of Variables	134
7.1.2	Devices Relation	136
7.1.3	Relation for User Processes	136
7.1.4	Relation for the Kernel	141
7.1.5	Combining Relations for Components	145
7.1.6	Implementation Invariants	145
7.2	CVM Correctness Theorem	152
7.3	CVM Correctness Theorem Proof	155
8	Formal Inline-Assembly Semantics	163
8.1	Overview	163
8.2	Preconditions	164
8.3	Updating C0 Configurations	165
8.4	Range Analysis for Elementary Variables	167
8.5	Correctness	170
9	Verifying CVM Source Code	173
9.1	Overview	173
9.2	Process-Context Switch and Dispatching	173
9.2.1	Implementation	174
9.2.2	Correctness of the Case <i>Reset</i>	178
9.2.3	Correctness of the Case <i>Save</i>	193
9.2.4	Correctness of the Case <i>Restore</i>	196
9.2.5	Correctness of Page-Fault Handling	198
9.3	Primitives	201
9.3.1	Implementation of <code>cvm_copy()</code>	202
9.3.2	Correctness of <code>cvm_copy()</code>	203
10	Verifying User Steps	211

11 Summary and Future Work	219
Bibliography	223
Index	233

Introduction

Contents

1.1	Motivation and Background	13
1.2	Microkernels	14
1.3	Related Work	14
1.4	Objective	18
1.5	Tools	19
1.6	Foundations and Contributions	19
1.7	Document Organization	20

1.1 Motivation and Background

As long as requirements to computer designs are formulated in an ambiguous human language and as long as these designs are implemented by humans not insured against possible carelessness computer systems will contain errors. For the time being, the only way to guarantee absence of errors in a computer system is to exploit rigorous formal methods of mathematics for specifying system's intended behavior and ensuring that the actual system's implementation meets the desired behavior. The latter is known as *formal verification*. There are two main approaches to formal verification: model checking, a systematical exhaustive exploration of the problem's mathematical model, and theorem proving, a formal mathematical reasoning about a system. While the first method is fully automated, the second approach requires user's investigations for conducting a proof. The proof is then examined automatically by hopefully sound proof checkers. However, a technology of today allows us to apply model checking to a significantly smaller set of problems compared to theorem proving.

A program proven correct in a high-level programming language may not execute as expected on a particular computer. Such correctness proof ignores irregular patterns of control flow which take place due to multitasking and interrupts on the computer. High-level data types and operations used to implement the program and formulate its

correctness criteria differ from flip-flops and signals that occur in the hardware. The gap between what has been proven about the program in the high-level language semantics and what is actually executed on the underlying hardware may be a source of errors.

The solution to the problem is to verify the execution environment of the program: the operating system to ensure correct assignment of hardware resources to the program and non-interference with other programs, the compiler and assembler to guarantee correct translation from high-level data types and operations to the machine instruction level, the actual hardware implementation to make certain that it meets the instruction set architecture. The approach is called *systems* or *pervasive verification* and was introduced in 1989 by Bevier, Hunt, Moore, and Young in [17].

In order to ensure that interfaces of all components of the program's execution environment fit together a common formal framework has to be used. By choosing the implementation model of each layer to be the specification of the next lower layer it is possible to combine the components into a verified stack. With the program on top of the stack one achieves the highest degree of assurance in program correctness.

1.2 Microkernels

It is fair to put an operating system at the heart of a hardware-software stack. Managing computer physical resources, like CPU time and memory, and providing users with interfaces to these resource, operating system are the actual bridge between the hardware and applications. The core part of an operating system that is executed in processor's supervisor mode and has full access to hardware resources is called a *kernel*. It provides basic means for operating systems functionality: memory management, interrupt handling, inter-process communication, device drivers, etc. A *microkernel* is a kernel based on the principle of minimality of code and concepts.

The history of microkernels goes back to the 1970's. Conceptually the first microkernel system was the Nucleus [44] designed by Hansen. It featured primitives for process control and inter-process communication moving all operating system policies outside into a special user process. The idea evolved in the Hydra system [68] — though, the term *microkernel* itself has been introduced in the eighties to describe the Mach system [96]. Late eighties gave birth to lots of microkernels: most notable were the QNX [48] and Chorus [100] systems. In fact, all eighties designs fell short to meet the minimality requirements of microkernels. For instance, the Mach system featured over 150K lines of code implementing over 200 of system calls.

In the early nineties microkernels received severe criticism [23] for their poor performance caused by frequent user-kernel mode and address-space switches. Later on, Liedtke managed to re-analyze the performance of Unix on Mach compared to native monolithic Unix and showed that the efficiency of the system based on the Mach kernel was limited by cache misses [70] — the kernel was too big in size.

With second generation of microkernels Liedtke showed [70, 71, 72] that the performance issues could be resolved if the microkernel minimality principle is taken earnestly. By strongly simplifying microkernel concepts, taking very careful approach to design and implementation, and extensively optimizing underlying algorithms and data structures [69] he developed the first L4 kernel. Primarily designed with high performance in mind, L4 was written in assembly language. The L4Ka project [95] organized by Liedtke in 1999 showed that high-performance microkernels could be implemented in a high-level programming language. As a proof of concept the group developed L4Ka::Hazelnut, a C++ version of the kernel that ran on IA32- and ARM-based machines. The developed

kernel was an order of magnitude smaller than first-generation microkernels: it featured only about 10K lines of code. The L4 microkernel motivated creation of a number of clones as well as ports to different hardware platforms. The framework for microkernel programmers considered in this thesis is also inspired by L4.

1.3 Related Work

The related work of the thesis is summarized in two categories: (i) operating-system microkernel verification, and (ii) pervasive systems verification. For an in-depth retrospective of the first topic we recommend the reader to consult Klein’s article [63] which provides an outstanding overview of the subject.

1.3.1 Operating-System Microkernel Verification

First attempts to use theorem provers for formal specification and correctness proofs of operating systems date back to the mid seventies in PSOS and UCLA DSU projects.

Provably Secure Operating System (PSOS) was designed at SRI International [58] in 1973-1980 as a general-purpose operating system with provable security properties. Neumann and Feiertag provide a retrospective view of the system in [80] — earlier reports include [38] and [81]. Founded on capability-based security, the design of PSOS provided an early example of hierarchically layered abstraction. The hardware-software architecture was type-safe. SPECification and Assertion Language (SPECIAL) [99] was used to precisely specify each module at each layer as well as interlayer abstraction mappings. A number of application layers were also formally specified. As for verification, formally provable trustworthiness of the system and its applications was a far-reaching goal at that time. Only simple illustrative proofs were carried out to demonstrate how properties could be formally proven — *in the sense that the specification could be formally consistent with the requirements, the source code could be formally consistent with the specifications, and the compiler could be proven correct as well* — to cite the authors themselves.

UCLA Data Security Unix (DSU), a kernel-structured operating system, was developed at the University of California at Los Angeles (UCLA) [86] in the late seventies in order to demonstrate that program verification methods could be applied to prove an operating system secure. Walker, Kemmerer, and Popek report in [117] on the specification and verification experience of DSU. Data Security Unix was implemented in Pascal as a multiprogramming uni-processor operating system running on a DEC PDP-11/45 computer, with application interface similar to standard Unix. The kernel supported processes, capabilities, pages and non-modeled devices via kernel calls. The verification objective was a data security proof: direct access to data must be granted only if the recorded protection policy permits it. For the proof that the kernel is secure four levels of specification ranging from Pascal code to the top-level security property were conducted in XIVUS [42], a verification system based on the first-order predicate calculus. A proof that specifications on that different levels of abstraction are consistent with each other was undertaken but not completed for all portions of the kernel. The work assumed that the Pascal compiler and the hardware operate correctly.

From today’s perspective, both projects achieved superficial verification results to a large extent due to underdeveloped verification environments as well as specification and proof techniques. A substantial progress in microkernel verification has been achieved in the late eighties with the KIT project.

Kernel for Isolated Tasks (KIT) was a small operating-system kernel written at the University of Texas at Austin [88] for a simple von Neumann computer architecture. KIT verification is described in the doctoral thesis of Bevier [15] — a short summary is [16]. The kernel implemented in a machine language services for process scheduling, error handling, single-word message passing, and character I/O to non-modeled devices. KIT lacked dynamic creation of processes as well as shared memory and demand paging. A top-level correctness property was process isolation: execution of one process must not interfere with the other in unintended ways. In order to establish the property a number of abstraction layers as well as simulation theorems connecting them were developed in the Boyer-Moore theorem prover [22]. The KIT project was the first example of an accomplished mechanically checked proof of the correct implementation of a complete, though suitable only for special-purpose systems, operating-system kernel.

The VFiasco project held at the Technical University of Dresden [87] aims at the formal verification of a small L4-compatible operating-system microkernel Fiasco. Hohmuth and Tews summarize the project details in [54]. The Fiasco kernel is implemented with less than 15K lines of source code. As an experiment the SPIN model-checker [55] was applied to certify a rudimentary version of Fiasco’s IPC [35]. Unsatisfactory results were achieved due to the size of problem’s state space. As a solution a theorem proving approach was undertaken: a subset of C++ was formalized in PVS [89] in order to reason about the implementation of Fiasco. The authors considered various jump statements like **break** and **goto** together with type casts that can turn integers into pointers as two *major features of C++* necessary to implement kernels. The denotational semantics for both cases [53, 109] was developed and applied to a case study [109]. The current status of Fiasco formal verification is vague.

The Coyotos team [26] has defined a new low-level programming language BitC with precise formal semantics in order to carry out verification of a general-purpose operating system Coyotos. Shapiro et al. elaborate on the Coyotos architecture and verification approach in [59]. The project is the successor to EROS [103], a high-performance capability-based operating system running on Pentium processors. Though the EROS team considered verification of kernel security properties [104] only in Coyotos project kernel correctness is the major issue. The Coyotos kernel is implemented in BitC, a language for system programmers developed in the scope of the project. Originated from Scheme [62], BitC is best viewed as ML [92] with machine-level representation types and C-style structures. The proposed verification objectives cover correctness proofs of address translation and memory safety over the kernel implementation. As yet, the status of formal verification is unclear.

The L4.verified project is carried out at the National ICT Australia (NICTA) [9]. In 2004-2006 the project focused on understanding and formalizing an L4 microkernel implementation L4Ka::Pistachio [73] for the ARM architecture [60]. An abstract model of address spaces, one of the three main abstractions of L4 together with threads and inter-process communication, has been built and refined against its C implementation. Correctness proofs we developed in Schirmer’s verification environment for sequential imperative programs [101] embedded in Isabelle/HOL theorem prover [85]. Tuch and Klein report on the verification experience in [113]. The current research at NICTA is aimed at construction and verification of seL4 (secure embedded L4), an L4 kernel extended with a model of capabilities. Heiser et al. summarize their research on seL4 in [46]. From seL4 prototype designed in Haskell both formal model and high-performance C implementation are generated. The verification goal is to show in Isabelle/HOL that the produced implementation conforms with an abstract model. The project lacks a verified C compiler, however a detailed memory model for low-level pointer programs

in C which provides convenient separation logic abstraction [114] has been developed. For kernel verification it is supposed to show a refinement between three levels of abstraction: from C implementation — through executable specification — to the abstract kernel model. As of July 2009, the project has completed the formal correspondence proof between abstract and executable specifications and 95% of a simulation proof between the specification and C implementation is done.

The Singularity project has started in 2003 at the Microsoft Research [98] with the goal of examining shortcomings of existing systems and designing from the scratch a software platform with the primary goal of dependability. Hunt et al. summarize the project in [36] — as yet, the most recent project’s state is described in [56]. The Singularity operating system is developed with three key architectural features in mind: software-isolated processes, contract-based channels, and manifest-based programs. 90% of the system is written in Sing# [37], a new type-safe, garbage-collecting programming language based on Spec# [11]. The remaining part is implemented in unsafe C++ and assembly languages. Spec# is an extension to Microsoft’s C# [120] programming language that provides means (pre- and postcondition as well as object invariants) for specifying program behavior. Specification are either statically proved by the Boogie verifier [10] or checked by compiler-inserted run-time tests.

The FLINT group at the Yale University [116] focuses on studying separate problems in operating-system verification rather than proving a complete OS correct. Ni, Yu, and Shao report in [83] on their successful experience of applying XCAP [82] — a theoretical verification framework — to certify a realistic x86 assembly implementation of machine-context management procedures. XCAP follows Hoare logic [52] and is implemented in the Coq proof assistant [12]. In June 2008 Feng et al. presented in [39] a Hoare-logic-like framework for certifying low-level programs with hardware interrupts and preemptive threads. The work provides a solid foundation for reasoning about preemptive kernels and hypervisors.

The Robin project [94] has started in 2006 as a collaborating between Technical University of Dresden [87], Radboud University Nijmegen [84], and industrial partners. The project is supposed to develop a minimal trusted computing base — the Nova microhypervisor — for virtualizing multiple instances of conventional operating systems in a secure way. Tews reviews the project in [110]. Nova exploits the Intel Virtualization Technology [25] to virtualize legacy operating systems. The project exploits and further develops the Nizza [45] architecture. The hypervisor is implemented in a subset of C++. For verification a simplified x86 hardware model as well as semantics of a C++ subset are specified in PVS [89], where the refinement proofs are also planned to be conducted. So far, there were no reports on the status of formal proofs.

The goal of the Verisoft XT project [112] is to specify and verify industrial software, including the Microsoft hypervisor Hyper-V, a component of the Windows Server 2008 [74, 76], and the PikeOS [13], a microkernel-based real-time operating system made by SYSGO AG [108]. The core specification and verification tool of the project is the verifying C compiler (VCC) [75], a verifier for concurrent C being developed at Microsoft research, Redmond, USA, and the European Microsoft Innovation Center (EMIC), Aachen, Germany. VCC takes a program (annotated with function contracts, state assertions, and type invariants) and attempts to prove the correctness of these annotations. As of July 2009 the project has succeeded with adding of 13500 lines of annotations to the Microsoft hypervisor codebase. About 350 functions have been successfully verified [75].

1.3.2 Pervasive Systems Verification

An innovative approach for pervasive systems verification was undertaken with the CLI stack [17, 18] in the late eighties. The stack was built and mechanically verified by Computational Logic, Inc. [24]. The 1989 version of the stack comprised the following 6 layers: (i) a gate-level design for the FM8502 (a 32-bit version of the 16-bit FM8501 [118]) microprocessor, (ii) an operational semantics for the corresponding instruction set architecture (ISA), (iii) an operational semantics for the stack-based assembly language Piton [77], (iv) a simple assembly-implemented operating-system: the Kernel for Isolated Tasks (KIT) [15, 16], (v) operational semantics for two toy high-level languages: micro-Gypsy [121] (a derivative of Pascal) and a subset of Lisp [40], (vi) a user application: the game NIM [119]. The layers were connected by various functions, including an assembler, linker, and compilers. The stack was developed and verified using the Boyer-Moore theorem prover [22].

In 2003 Moore, the head of the CLI project, reviewed the stack and argued why it became impractical [78]. The reasons boil down to oversimplifications of the 1989 design. In particular, the processor had no pipeline and caches, the kernel lacked demand paging and the high-level languages were too simple to be of practical use. Devices were not considered through the whole stack. In the same paper Moore proposed a grand challenge for formal methods: a verification of a realistic stack.

In a response to the grand challenge the Verisoft project [111] has started in 2003. The project is a partnership between several German universities and industrial companies. The mission of the project is to develop the technology [90] which permits pervasive formal verification of realistic entire computer systems and to demonstrate this technology with several prototypes. One of the prototypes — *the academic system* — comprises the following layers, which are connected by respective simulation theorems: (i) a gate-level design of the VAMP [20], a RISC processor with out-of-order execution, caches [19], and memory-management units [50, 28, 27], (ii) an operational semantics for the DLX instruction set architecture [79], a derivative of the MIPS ISA [61], (iii) an operational semantics for the DLX assembly language, (iv) an operational semantics for the C0 programming language [67, 65, 66, 93], a slightly restricted dialect of C, (v) a framework for microkernel programmers, called Communication Virtual Machines (CVM) [41, 57], which implements low-level microkernel functionality including a page-fault handler [8, 105], context switch [107], communication [106] and memory-management primitives, (vi) an L4-inspired microkernel VAMOS [33, 29], which provides support for priority-based scheduling [31], user-mode device drivers, and interprocess communication (IPC) (vii) a user-level Simple Operating System (SOS) [21] featuring TCP/IP communication protocol and a file system, (viii) a number of useful user applications like remote procedure calls (RPC) [102], SMTP and signature servers, and an email client [14]. A decisive novelty of the project is integration of concurrent devices [3, 51, 64, 5], including a hard disk, through the whole stack. All work is conducted in Isabelle/HOL [85] theorem prover. In order to support management of formal theories a repository of verification environments [49] is built. As yet, all individual components of the stack, except for SOS, are verified, the simulation theorems between all layers are stated and formally proven between the four bottom layers.

1.4 Objective

This work is a part of the Verisoft project and has a goal to develop a feasible approach to pervasive formal verification of microkernel low-level functionality and to demon-

strate the feasibility by applying it to CVM, a framework for microkernel programmers. Communicating Virtual Machines is a computational model for concurrent user processes interacting with a generic microkernel and devices. CVM is implemented in C0 with inline assembly as a framework featuring virtual memory support, demand paging, memory management, and low-level inter-process, process-kernel, and devices communications. The framework can be linked on the source code level with an *abstract kernel*, an interface to users, in order to obtain a *concrete kernel*, a program that can run on a target machine, like the VAMOS kernel of Verisoft. Note that the abstract kernel is a parameter of CVM — thus, a range of concrete kernels can be built by instantiating the parameter with different interfaces.

The international industrial standard for computer security and correctness is called the Common Criteria (CC) [2] and is in effect since 1999. It provides a numerical grade of 7 Evaluation Assurance Levels (EAL1 – EAL7). As the level is higher, the higher confidence that the system’s principle security features are reliably implemented is provided. Even the highest software certification level EAL7 currently requires machine checked formal proofs only for high-level designs of systems, e.g., their top-level specifications. As it follows from the related work (Section 1.3), the formal methods community believes that meeting EAL7 is not enough for the software to be trustworthy. Commonly, operating-systems verification projects go beyond these requirements and aim at machine checked proofs that actual implementations correspond to abstract specifications.

With this work we go even beyond simulation proofs between an implementation, commonly done in a high-level programming language, and specification. We aim at the pervasive formal verification of the framework for microkernel programmers. That means that we do not stop at providing formal evidences that the C0 with inline assembly implementation of the framework meets its abstract specification, rather we aim at the correctness theorem of the framework in terms of the underlying hardware model. As a result, our verification objective is a mechanically checked formal proof that concurrent executions of user processes interacting with a kernel implemented in C0 with inline assembly are simulated by executions of the VAMP instruction set architecture model interleaved with devices.

1.5 Tools

As pervasive formal verification involves lots of higher-order logic (HOL) abstractions and inductive simulation proofs between them we need an effective theorem proving environment for HOL. The theorem prover common in Verisoft is Isabelle/HOL [85].

Isabelle is an interactive theorem proving framework. It follows the LCF system [43] approach: it has a small logical core written in standard ML guaranteeing logical soundness. Isabelle is generic: it provides a meta-logic of the weak type theory to declare deductive systems. So far, the best developed logic is HOL, including a large mathematical library and various theories for definitional concepts like inductive sets, lists, primitive and well-founded recursions, etc. The main proof method of Isabelle is a higher-order version of resolution, based on higher-order unification. Though interactive, Isabelle also features efficient automatic decision procedures, such as a term rewriting engine, called the simplifier, and a tableaux prover, called the classical reasoner.

1.6 Foundations and Contributions

This work is based on a number of formal results achieved within Verisoft. We import the following formal theories: (i) the model of VAMP instruction set architecture formerly specified in PVS by Beyer [19] and translated to Isabelle/HOL by Tverdyshev [115], (ii) the theory of generic devices developed by Alkassar [5], and Knapp [64], (iii) the C0 small-step semantics and the C0 compiler correctness theorem developed by Leinenbach [66], and (iv) the page-fault handler correctness theorem developed by Starostin [105].

In the scope of this thesis the following formal theories are developed: (i) the VAMP assembly semantics together with the correctness theorem towards VAMP ISA, (ii) the ministack between C0 and VAMP ISA through the VAMP assembly, (iii) the VAMP inline assembly semantics for C0, which allows to switch computations from the C0 to assembly level, (iv) the formal specification of a linker for C0 programs in collaboration with In der Rieden, (v) correctness proof of the linker, (vi) the formal specification of CVM in collaboration with Gargano, Hillebrand, Leinenbach, Paul, Alkassar, Daum, In der Rieden, and Knapp, (vii) all correctness criteria of CVM except for the relation between the abstract and the concrete kernel, (viii) the correctness theorem of CVM together with its proof.

1.7 Document Organization

The remainder of this thesis is organized in nine chapters.

- In Chapter 2 we define the mathematical notation used in the thesis.
- Chapter 3 presents the computational models involved in the work, namely: VAMP ISA and assembly, theory of generic devices, combination of devices with processors, and C0 small-step semantics.
- In Chapter 4 we introduce a number of simulation theorems justifying correctness of execution C0 programs on ISA and assembly machines. We start with a simulation theorem between VAMP ISA and assembly, introduce C0 compiler correctness theorem, and show how to combine these theorems into a monolithic ministack from C0 down to ISA.
- In Chapter 5 we define the model of Communicating Virtual Machines.
- Chapter 6 elaborates on the implementation of CVM in C0 with inline assembly. We define a formal linking operator which allows to build concrete kernels from the CVM implementation and an abstract kernel. We prove correctness of linking as well.
- In Chapter 7 we discuss correctness criteria of Communicating Virtual Machines and state the CVM correctness theorem.
- In Chapter 8 we elaborate on the inline assembly semantics for C0, a formal approach to reason about the code of the CVM framework which is a mixture of C0 and VAMP assembly.
- Chapter 9 deals with verification of the CVM source code. We present formal proofs for separate CVM components like dispatcher, primitives, and process-context switch.

- In Chapter 10 we present the correctness proof of user-processes computations.
- We conclude in Chapter 11 and discuss the future work.

Certainly, all lemmas and theorems presented in this thesis are formally proven in Isabelle/HOL. However, we omit some paper-and-pencil proofs in this thesis in two cases: if the proof is not conducted in the frame of this thesis, but rather done by some colleague, or if the proof is simple and lacks interesting peculiarities. Almost for every single definition, lemma, or theorem developed in the framework of this thesis we provide a link to a formal theory in Isabelle in the Verisoft repository [97], i.e.,

Isabelle: `ModuleName/TheoryName.DefinitionName`.

Notation

We denote the set of natural numbers including zero by $\mathbb{N}$, the set of integers by $\mathbb{Z}$, the set of boolean values $\{\mathbf{T}, \mathbf{F}\}$ by $\mathbb{B}$, and the set of identifiers, e.g., variable names, by $\mathbb{S}$. We write 2^t for the power set of t . We denote the maximum of two numbers m and n by $\max(m, n)$ and the minimum by $\min(m, n)$. Let $\lceil n \rceil_k$ be n divided by k and rounded up:

$$\lceil n \rceil_k \stackrel{\text{def}}{=} (n + k - 1) / k.$$

We denote the type of an abstract list with elements of type t as t^* . We write $[]$ for an empty list, and by $[x, y, \dots]$ we construct a list of particular elements. To obtain a list of given length n where each element is equal to x we use the notation x^n . For concatenation of two lists xs and ys we write $xs \circ ys$. The function $|xs|$ returns the length (number of elements) of the list xs . We extend the *belongs to set* notation $\in$ for lists: for an element x and a list xs we write $x \in xs$ instead of $\exists i : xs[i] = x$. To filter a list xs we use the notation $[x_{xs} : P(x)]$. By such expression we obtain a new list which consists only of those elements from the given list xs for which the predicate P holds.

We represent bits with the type $Bit = \{1, 0\}$. A list of several bits is a bit vector, an instance of the type $Bv = Bit^*$. The leftmost bit is the most significant bit and the rightmost bit is the least significant bit.

For a bit vector w we denote by $\langle w \rangle$ the conversion to the natural number with binary representation w . For a natural number n we denote by $bin(n)$ the conversion to the binary representation of n . Similarly for the integers, $[w]$ converts a bit vector w to an integer with two's complement representation w . Conversion to the two's complement representation of integer i is denoted by $two(i)$.

Besides specific abstract data types we will define further in this thesis, we introduce a general *option* type. It is used to extend the existing type with some error value $\perp$. For a particular type t we write $t_\perp = t \cup \{\perp\}$ to define such extended type. All non-error values $x \in t$ will be written as $\lfloor x \rfloor \in t_\perp$.

We introduce the constant $\mathbf{A}$ to denote an undefined value.

Basic Concepts

Contents

3.1	VAMP Instruction Set Architecture	23
3.2	VAMP Assembly	32
3.3	Devices	43
3.4	Combined Systems	49
3.5	C0 Programming Language	55

In this chapter we introduce the stack of computational models needed to define CVM and its correctness criteria. Our starting point is a hardware model: in Section 3.1 we specify the model of VAMP ISA at the bottom of the stack and then abstract it in Section 3.2 to the model of VAMP assembly. Section 3.3 defines the theory of generic devices while in Section 3.4 we show how to combine devices systems with processors. In the end, Section 3.5 describes the C0 programming language and its small-step semantics. We do not present every single detail of VAMP ISA, devices, and C0 models since they were not developed in the scope of this thesis. The reader should consult theses of Beyer [19], Dalinger [27], and Tverdyshev [115] for the VAMP ISA model, of Knapp [64] and Alkassar [5] for the devices model, and of Leinenbach [66] and Petrova [93] for C0. Note that in this chapter we do not introduce simulation relations connecting all presented computational layers. The appropriate relations as well as simulation theorems are introduced in Chapter 4.

3.1 VAMP Instruction Set Architecture

In this section we introduce the computation model of the VAMP instruction set architecture (ISA). VAMP ISA is based on DLX ISA, a RISC processor architecture designed by Hennessy and Patterson [47]. Essentially, DLX is a cleaned and simplified 32-bit MIPS architecture [61]. The hardware platform of Verisoft, the VAMP processor [20], implements the DLX instruction set. However, the VAMP ISA model is significantly more complex than classical DLX. For instance, it features mechanisms for operating-system

support: user and system mode, and address translation in user mode for virtual memory support. The formal specification of VAMP ISA has been originally conducted in PVS by Beyer [19] and Dalinger [27]. It was consecutively translated into Isabelle/HOL by Tverdyshev [115] who also applied several automated proof techniques in order to optimize size of proof scripts.

3.1.1 Preliminaries

The predicate $Bv_n\sqrt{(w)}$ indicates that the bit vector w is of length n :

$$Bv_n\sqrt{(w)} \stackrel{\text{def}}{=} |w| = n.$$

For a bit vector w the function

$$fill0(w) \stackrel{\text{def}}{=} 0^{32-|w|} \circ w$$

extends w to the length of 32 with leading zeros. The sign extension of w up to the length of 32 with (copies of) the most significant bit is defined as follows:

$$sxt(w) \stackrel{\text{def}}{=} \begin{cases} 0^{32} & \text{if } w = [] \\ b^{32-|w'|} \circ w' & \text{if } w = b \circ w' \end{cases}.$$

The addition of bit vectors a and b modulo 2^n is defined as:

$$a +_n b \stackrel{\text{def}}{=} fill0(bin(\langle a \rangle + \langle b \rangle \bmod 2^n)).$$

Register Files

Registers are modeled as bit vectors. 32 registers form a register file. We model register files as mappings from bit vectors to bit vectors:

$$Regf_{\text{ISA}} \stackrel{\text{def}}{=} Bv \mapsto Bv.$$

For a register file $r :: Regf_{\text{ISA}}$ the predicate

$$Regf_{\text{ISA}}\sqrt{(r)} \stackrel{\text{def}}{=} \forall i : Bv_5\sqrt{(i)} \longrightarrow Bv_{32}\sqrt{(r(i))}$$

indicates whether r has the appropriate size.

Memories

Due to potential extensions to double-word floating-point instructions memories are modeled as mappings from bit vectors to pairs of bit vectors:

$$Mem_{\text{ISA}} \stackrel{\text{def}}{=} Bv \mapsto (Bv \times Bv).$$

For a double-word (a pair of bit vectors) ww we denote the higher bit vector as $ww.high$ and the lower one as $ww.low$. For a memory $m :: Mem_{\text{ISA}}$ the predicate

$$Mem_{\text{ISA}}\sqrt{(m)} \stackrel{\text{def}}{=} \forall a : Bv_{29}\sqrt{(a)} \longrightarrow Bv_{32}\sqrt{(m(a).high)} \wedge Bv_{32}\sqrt{(m(a).low)}$$

indicates whether m has the appropriate size. For a 32 bit-vector address a we retrieve a single word from the double-word addressable memory using the following notation:

$$m_{word}(a) \stackrel{\text{def}}{=} \begin{cases} m(a[31 : 3]).high & \text{if } a[2] = 1 \\ m(a[31 : 3]).low & \text{otherwise} \end{cases}.$$

Table 3.1: Indices of ISA special purpose registers.

Bin. index	Dec. index	Alias	Name
00000	0	<i>sr</i>	Status register
00001	1	<i>esr</i>	Exceptional status register
00010	2	<i>eca</i>	Exceptional cause
00011	3	<i>epc</i>	Exceptional program counter
00100	4	<i>edpc</i>	Exceptional delayed program counter
00101	5	<i>edata</i>	Exceptional data
01001	9	<i>pto</i>	Page table origin
01010	10	<i>ptl</i>	Page table length
01011	11	<i>emode</i>	Exceptional mode
10000	16	<i>mode</i>	Mode

3.1.2 Configurations

Configurations of the VAMP ISA model are defined as the record type C_{ISA} . An instance c_{ISA} has the following components:

- the normal $c_{ISA}.pc :: Bv$ and delayed $c_{ISA}.dpc :: Bv$ program counters used to specify the delayed branch mechanism (cf. Chapter 4 of [79]),
- the general purpose register file $c_{ISA}.gpr :: Regf_{ISA}$ and the special purpose register file $c_{ISA}.spr :: Regf_{ISA}$, and
- the memory $c_{ISA}.m :: Mem_{ISA}$.

We will also call VAMP ISA configurations *VAMP ISA machines*.

According to the DLX computational model the general purpose register zero always contains the zero value. In order to maintain this property we define the read and write functions over the GPR file.

Definition 3.1 (ISA GPR read) Reading from an ISA general purpose register file $r :: Regf_{ISA}$ at an index $i :: Bv$ is done with the function

$$gpr-read_{ISA}(r, i) \stackrel{\text{def}}{=} \begin{cases} 0^{32} & \text{if } i = 0^{32} \\ r(i) & \text{otherwise} \end{cases}.$$

Isabelle: `VAMPasm2isaSystem/equivalence.GPRs_read`

The special purpose register file contains registers needed to process interrupts and registers used for virtual memory support. In the specification of ISA considered in this thesis not all of the 32 special purpose registers are used. Some of the special registers are just reserved for further possible extensions, e.g., an integration of a floating point unit. Table 3.1 defines the set $sprs_{ISA} :: 2^{Bv}$ of special purpose register binary indices which we use.

Definition 3.2 (ISA SPR read) Reading from an ISA special purpose register file

$r :: \text{Regf}_{\text{ISA}}$ at an index $i :: Bv$ is done with the function

$$\text{spr-read}_{\text{ISA}}(r, i) \stackrel{\text{def}}{=} \begin{cases} r(i) & \text{if } i \in \text{spr}_{\text{ISA}} \\ 0^{32} & \text{otherwise} \end{cases}.$$

Isabelle: `VAMPasm2isaSystem/equivalence.SPRs_read`

In order to express the well-formedness of ISA configurations we introduce the following predicate.

Definition 3.3 (Valid ISA configuration) Let c_{ISA} be an instruction set architecture model configuration. The predicate

$$\begin{aligned} \text{isa}\checkmark(c_{\text{ISA}}) &\stackrel{\text{def}}{=} Bv_{32}\checkmark(c_{\text{ISA}}.pc) \\ &\wedge Bv_{32}\checkmark(c_{\text{ISA}}.dpc) \\ &\wedge \text{Regf}_{\text{ISA}}\checkmark(c_{\text{ISA}}.gpr) \\ &\wedge \text{Regf}_{\text{ISA}}\checkmark(c_{\text{ISA}}.gpr) \\ &\wedge \text{Mem}_{\text{ISA}}\checkmark(c_{\text{ISA}}.m) \end{aligned}$$

states the validity requirements on c_{ISA} .

Isabelle: `VAMPasm2isaSystem/config.correct.is_dlx.conf`

3.1.3 Instructions

VAMP supports a variety of instructions for (i) memory, data transfer and control operations, (ii) arithmetic, logical, test, set and shift operations, and (iii) special operations for systems calls and return from exception. Table 3.2 depicts supported VAMP instructions.

Next, we sketch the predicates defined for specification of the instruction encoding. For complete definitions cf. [79] [91]. The instruction executed in configuration c_{ISA} , denoted by $iw(c_{\text{ISA}})$, is the memory word addressed by the delayed program counter. The six higher-order bits of the instruction word define the operation code (*opcode*):

$$\text{opc}(c_{\text{ISA}}) \stackrel{\text{def}}{=} iw(c_{\text{ISA}})[31 : 26].$$

VAMP instructions are grouped in three types. The instruction type defines how the instruction part outside the opcode is interpreted (cf. Figure 3.1). The predicates $\text{is-rtype}(c_{\text{ISA}})$, $\text{is-itype}(c_{\text{ISA}})$, and $\text{is-jtype}(c_{\text{ISA}})$ denote the type of the instruction $iw(c_{\text{ISA}})$.

We define the functions for extraction of individual instruction fields, e.g., the immediate constant is retrieved as

$$\text{imm}(c_{\text{ISA}}) \stackrel{\text{def}}{=} \begin{cases} \text{sxt}(iw(c_{\text{ISA}})[15 : 0]) & \text{if } \text{is-itype}(c_{\text{ISA}}) \\ \text{fill0}(iw(c_{\text{ISA}})[10 : 6]) & \text{if } \text{is-rtype}(c_{\text{ISA}}) \\ \text{sxt}(iw(c_{\text{ISA}})[25 : 0]) & \text{if } \text{is-jtype}(c_{\text{ISA}}) \\ 0^{32} & \text{otherwise} \end{cases}.$$

Depending on the instruction type, instruction word fields for destination (rd) and source registers (rs_1 and rs_2) have different positions. The functions for retrieving these com-

Table 3.2: Supported VAMP assembly instructions.

Data transfer	Arithmetic	Logical	Shift
lb (rd, rs, imm)	addio (rd, rs, imm)	andi (rd, rs, imm)	slli (rd, rs, sa)
lh (rd, rs, imm)	addi (rd, rs, imm)	ori (rd, rs, imm)	srli (rd, rs, sa)
lw (rd, rs, imm)	subio (rd, rs, imm)	xori (rd, rs, imm)	srai (rd, rs, sa)
lbu (rd, rs, imm)	subi (rd, rs, imm)	lhgi (rd, imm)	sll (rd, rs_1, rs_2)
lhu (rd, rs, imm)	addo (rd, rs_1, rs_2)	and (rd, rs_1, rs_2)	srl (rd, rs_1, rs_2)
sb (rd, rs, imm)	add (rd, rs_1, rs_2)	or (rd, rs_1, rs_2)	sra (rd, rs_1, rs_2)
sh (rd, rs, imm)	subo (rd, rs_1, rs_2)	xor (rd, rs_1, rs_2)	
sw (rd, rs, imm)	sub (rd, rs_1, rs_2)	lhg (rd, rs)	
Test	Control		Special move
clri (rd)	clr (rd)	beqz (rs, imm)	movs2i (rd, sa)
sgri (rd, rs, imm)	sgr (rd, rs_1, rs_2)	bnez (rs, imm)	movi2s (sa, rs)
seqi (rd, rs, imm)	seq (rd, rs_1, rs_2)	j r (rs)	
sgei (rd, rs, imm)	sge (rd, rs_1, rs_2)	jalr (rs)	
slsi (rd, rs, imm)	sls (rd, rs_1, rs_2)	j (imm)	
snei (rd, rs, imm)	sne (rd, rs_1, rs_2)	jal (imm)	
slei (rd, rs, imm)	sle (rd, rs_1, rs_2)	trap (imm)	
seti (rd)	set (rd)	rfe	




Figure 3.1: Instruction formats of the DLX computational model.

ponents define also case distinctions, for instance the destination operand is

$$rd(c_{ISA}) \stackrel{\text{def}}{=} \begin{cases} iw(c_{ISA})[20 : 16] & \text{if } is\text{-}itype(c_{ISA}) \\ iw(c_{ISA})[15 : 11] & \text{if } is\text{-}rtype(c_{ISA}) \\ 0^5 & \text{otherwise} \end{cases}.$$

Instruction decoding is formalized by predicates on $iw(c_{ISA})$. For instance, we state that the current instruction is *trap* by means of the predicate

$$is\text{-}iw\text{-}trap(c_{ISA}) \stackrel{\text{def}}{=} opc(c_{ISA}) = 111110.$$

In the same fashion predicates for all other instructions are defined. Moreover, we define group predicates, e.g., *is-iw-alu* which holds for all arithmetic and logical instructions, or *is-iw-mem* which holds if the current instruction is some kind of load or store operation. In the same manner only write access is denoted by *is-iw-write*. The predicates *is-iw-byte* and *is-iw-word* group memory instructions according to the access width.

3.1.4 Semantics

The semantics of execution without interrupt is given by the transition function $\delta_{\text{ISA}}^{\text{woi}} :: C_{\text{ISA}} \mapsto C_{\text{ISA}}$ which yields for a configuration c_{ISA} the next state $c'_{\text{ISA}} = \delta_{\text{ISA}}^{\text{woi}}(c_{\text{ISA}})$. The definition of $\delta_{\text{ISA}}^{\text{woi}}$ splits cases depending on the instruction to be executed. We will specify the case for executing the *load word* instruction. For the remaining cases cf. [91].

The effective address $ea(c_{\text{ISA}})$ of load/store instructions is computed as the sum of the content of the general purpose register with index rs_1 and the immediate field $imm(c_{\text{ISA}})$. The addition is done modulo 2^{32} with two's complement arithmetic:

$$ea(c_{\text{ISA}}) \stackrel{\text{def}}{=} gpr\text{-}read_{\text{ISA}}(c_{\text{ISA}}.gpr, rs_1(c_{\text{ISA}})) +_{32} imm(c_{\text{ISA}}).$$

The decisive effect of the *load word* instruction is that the general purpose register addressed by $rd(c_{\text{ISA}})$ is updated with the memory word read at the effective address $ea(c_{\text{ISA}})$ ¹:

$$c'_{\text{ISA}}.gpr(rd(c_{\text{ISA}})) = c_{\text{ISA}}.m_{\text{word}}(ea(c_{\text{ISA}})).$$

The semantics distinguishes two execution modes: *system*, which is defined as

$$is\text{-}sys\text{-}mode_{\text{ISA}}(c_{\text{ISA}}) \stackrel{\text{def}}{=} c_{\text{ISA}}.spr(mode) = 0^{32},$$

and *user*, defined as

$$is\text{-}user\text{-}mode_{\text{ISA}}(c_{\text{ISA}}) \stackrel{\text{def}}{=} c_{\text{ISA}}.spr(mode) = 0^{31} \circ 1.$$

An execution mode defines visibility rules for special purpose registers: in user mode it is forbidden to read and write them. Therefore the semantics of the *movi2s* and *movs2i* instructions is defined only in system mode. Further, the *return from exception* instruction is not allowed in user mode. Moreover, a memory access is subject to address translation in user mode. Hence, the semantics of load/store instructions uses a translated effective address and all instructions are fetched at translated delayed program counter.

3.1.5 Address Translation

In user mode all addresses for instruction fetch as well as for load/store operations are translated with the help of two special purpose registers *pto* and *ptl*.

The virtual address space is divided into pages of size $\text{PAGE_SIZE} \stackrel{\text{def}}{=} 2^{12}$ bytes. Each virtual address va is split into a virtual page index $va[31 : 12]$ and a byte index $va[11 : 0]$ which is an offset within the page. The main data structure for address translation is the *page table* which resides in the processor memory. The page table origin register and the virtual page index specify one page table entry. Formally, the page table entry in configuration c_{ISA} for a virtual address va is:

$$pte_{\text{ISA}}(c_{\text{ISA}}, va) \stackrel{\text{def}}{=} c_{\text{ISA}}.m_{\text{word}}(c_{\text{ISA}}.spr(pto)[19 : 0] \circ 0^{12} +_{32} va[31 : 12] \circ 0^2)$$

Each page table entry *pte* contains the physical page index $pte[31 : 12]$. It also contains the following information: (i) the valid bit $pte[11]$ which denotes whether the page resides in the physical memory, (ii) the protection bit $pte[10]$ which denotes whether the page is

¹The real semantics is more involved but for the load word instruction it boils down to a simple formula.

allowed to be written, and (iii) the execution bit $pte[9]$ which denotes whether the page contains executable code.

A physical page index combined with a byte index yields the complete physical address. Formally, the translated address is:

$$pa_{ISA}(c_{ISA}, va) \stackrel{\text{def}}{=} pte_{ISA}(c_{ISA}, va)[31 : 12] \circ va[11 : 0]$$

The page table length register is used to specify the amount of allocated virtual memory. In case the virtual address does not belong to the user memory address translation results in a *page table length exception*. Formally, in configuration c_{ISA} the page table length exception for a virtual address va is:

$$ptl-excp_{ISA}(c_{ISA}, va) \stackrel{\text{def}}{=} \langle va[31 : 12] \rangle > \langle c_{ISA}.spr(ptl)[19 : 0] \rangle$$

There are some situations when the translated address should not be used, either because invalid data was used for the translation, or processor must forbid the attempted operation at this address. This happens if the memory which stores an instruction is not tagged as executable, or protected memory is accessed for writing, or even the page containing this address is not present in the physical memory. The next predicate tests whether a problem occurs during address translation of a virtual address va in the configuration c_{ISA} . Note that the flag *is-mw* indicates memory write access and the flag *is-fetch* indicates instruction fetch:

$$\begin{aligned} transl-excp_{ISA}(c_{ISA}, va, is-mw, is-fetch) &\stackrel{\text{def}}{=} ptl-excp_{ISA}(c_{ISA}, va) \\ &\vee is-fetch \wedge pte_{ISA}(c_{ISA}, va)[9] = 0 \\ &\vee is-mw \wedge pte_{ISA}(c_{ISA}, va)[10] = 1 \\ &\vee pte_{ISA}(c_{ISA}, va)[11] = 0. \end{aligned}$$

3.1.6 Interrupts

Computations of the VAMP ISA semantics could be broken by interrupt signals which might be internal or external. An example of an internal interrupt is an illegal instruction. The external interrupts are reset and those that are generated by external devices. The interrupts are numbered with indices from 0 to 31. The interrupts are classified according to the following criteria: (i) maskable or not maskable, (ii) internal or external, and (iii) of repeat, continue, or abort type. Maskable interrupts can be ignored under software control. If an interrupt signal arrives during execution of some instruction i and it is of repeat type then the instruction i is repeated when the program execution is resumed. If the interrupt is a continue interrupt then the instruction that follows i in the program is executed after the interrupt handling. In the remaining case the program execution is aborted.

Table 3.3 depicts interrupts supported by the VAMP ISA model. The *illegal instruction* interrupt $is-ill(c_{ISA})$ occurs if the bit pattern of the instruction word $iw(c_{ISA})$ does not match any defined VAMP instruction, denoted by $is-illegal(c_{ISA})$, or if in user mode one of the three forbidden instructions are attempted to be executed:

$$\begin{aligned} is-ill(c_{ISA}) &\stackrel{\text{def}}{=} is-illegal(c_{ISA}) \\ &\vee is-user-mode_{ISA}(c_{ISA}) \wedge \\ &\quad (is-iw-rfe(c_{ISA}) \\ &\quad \vee is-iw-movi2s(c_{ISA}) \\ &\quad \vee is-iw-movs2i(c_{ISA})) \end{aligned}$$

Table 3.3: Interrupts of the VAMP ISA model.

Index	Name	Meaning	Maskable	External	Type
0	<i>reset</i>	Reset	No	Yes	Abort
1	<i>ill</i>	Illegal instruction	No	No	Abort
2	<i>mal</i>	Misaligned access	No	No	Abort
3	<i>pff</i>	Page fault on fetch	No	No	Repeat
4	<i>pfls</i>	Page fault on load/store	No	No	Repeat
5	<i>trap</i>	Trap / System call	No	No	Continue
6	<i>ovf</i>	Overflow	Yes	No	Continue
12..31	<i>eev[j]</i>	Device interrupts	Yes	Yes	Continue

The *misaligned access* exception $is-mal(c_{ISA})$ is raised if the memory-access width does not match (i) the low-order bits of the effective address $ea(c_{ISA})$ ($is-dmal(c_{ISA})$), or (ii) the delayed program counter in case of instruction fetch ($is-imal(c_{ISA})$):

$$\begin{aligned}
 is-mal(c_{ISA}) &\stackrel{\text{def}}{=} is-imal(c_{ISA}) \vee is-dmal(c_{ISA}), \\
 is-imal(c_{ISA}) &\stackrel{\text{def}}{=} c_{ISA}.dpc[1] = 1 \vee c_{ISA}.dpc[0] = 1, \\
 is-dmal(c_{ISA}) &\stackrel{\text{def}}{=} is-iw-mem(c_{ISA}) \wedge (\neg is-iw-byte(c_{ISA}) \wedge ea(c_{ISA})[0] = 1 \\
 &\quad \vee is-iw-word(c_{ISA}) \wedge ea(c_{ISA})[1] = 1).
 \end{aligned}$$

The *page fault on fetch* (equivalently, instruction page fault) interrupt is raised in the user mode whenever the translation of the fetch address cannot be done:

$$\begin{aligned}
 is-pff(c_{ISA}) &\stackrel{\text{def}}{=} \neg is-imal(c_{ISA}) \\
 &\quad \wedge is-user-mode_{ISA}(c_{ISA}) \\
 &\quad \wedge transl-excp_{ISA}(c_{ISA}, c_{ISA}.dpc, F, T).
 \end{aligned}$$

The *page fault on load/store* (equivalently, data page fault) is similar to the page fault on fetch, but here the effective address of the load/store instruction is examined:

$$\begin{aligned}
 is-pfls(c_{ISA}) &\stackrel{\text{def}}{=} \neg is-dmal(c_{ISA}) \\
 &\quad \wedge is-user-mode_{ISA}(c_{ISA}) \\
 &\quad \wedge is-iw-mem(c_{ISA}) \\
 &\quad \wedge transl-excp_{ISA}(c_{ISA}, ea(c_{ISA}), is-iw-write(c_{ISA}), F).
 \end{aligned}$$

The *trap* interrupt, denoted by $is-trap(c_{ISA})$, occurs if the special instruction **trap** is executed: $is-iw-trap(c_{ISA})$. It provides means for the system call mechanism.

The *overflow* interrupt, denoted by the predicate $is-ovf(c_{ISA})$, is raised if (i) neither instruction misalignment nor page fault on fetch occur, (ii) an arithmetic instruction takes place, and (iii) the overflow bit of the ALU output is on:

$$\begin{aligned}
 is-ovf(c_{ISA}) &\stackrel{\text{def}}{=} \neg is-imal(c_{ISA}) \\
 &\quad \wedge \neg is-pff(c_{ISA}) \\
 &\quad \wedge is-iw-alu(c_{ISA}) \\
 &\quad \wedge ALU(c_{ISA}).ovf = 1.
 \end{aligned}$$

Here ALU is the function specifying the arithmetic-logical unit, and its component $ovf :: Bit$ is set in case of an overflow during the instructions **addio**, **subio**, **addo**, and **subo**.

It is defined only by the configuration c_{ISA} which of the internal interrupts occur in the current configuration. Conversely, external interrupts are modeled as an external input $eev :: Bv$ of length 19. It is a parameter to the next-state function of VAMP ISA:

$$\begin{aligned}\delta_{ISA} &:: C_{ISA} \times Bv \mapsto C_{ISA}, \\ c'_{ISA} &= \delta_{ISA}(c_{ISA}, eev).\end{aligned}$$

Interrupt signals raised in the configuration c_{ISA} are collected in the *cause* register $ca(c_{ISA}, eev)$.

$$\begin{aligned}ca(c_{ISA}, eev) \stackrel{\text{def}}{=} & eev \circ 0^6 \circ [bool2bit(is-ovf(c_{ISA})), bool2bit(is-trap(c_{ISA})), \\ & bool2bit(is-pfls(c_{ISA})), bool2bit(is-pff(c_{ISA})), \\ & bool2bit(is-mal(c_{ISA})), bool2bit(is-ill(c_{ISA})), 0].\end{aligned}$$

Here, $bool2bit :: \mathbb{B} \mapsto Bit$ defines a trivial conversion from booleans to bits:

$$bool2bit(b) \stackrel{\text{def}}{=} \begin{cases} 1 & \text{if } b = T \\ 0 & \text{if } b = F \end{cases}.$$

The *masked cause* vector is computed as a bitwise conjunction of $ca(c_{ISA}, eev)$ with the mask stored in the status register $c_{ISA}.spr(sr)$. If interrupt i is maskable and $c_{ISA}.spr(sr)[i] = 0$ then bit i is masked out:

$$mca(c_{ISA}, eev)[i] = \begin{cases} 0 & \text{if } i \text{ is maskable} \wedge c_{ISA}.spr(sr)[i] = 0 \\ ca(c_{ISA}, eev)[i] & \text{otherwise} \end{cases}.$$

If at least one bit of $mca(c_{ISA}, eev)$ is on the *jump to interrupt service routine* (JISR) signal is activated:

$$jisr(c_{ISA}, eev) \stackrel{\text{def}}{=} \exists i : mca(c_{ISA}, eev)[i] = 1.$$

In case JISR is not activated we continue with uninterrupted transition:

$$c'_{ISA} = \delta_{ISA}^{woi}(c_{ISA}).$$

Otherwise, if the lowest raised interrupt is of continue type then the instruction is executed, which leads to state $\hat{c}_{ISA}$:

$$\hat{c}_{ISA} = \begin{cases} \delta_{ISA}^{woi}(c_{ISA}) & \text{if } \textit{continue} \text{ interrupt} \\ c_{ISA} & \text{otherwise} \end{cases}.$$

Afterwards, the program counters are set to the start address of the interrupt service routine. We assume it starts at address 0:

$$\begin{aligned}c'_{ISA}.dpc &= 0^{32}, \\ c'_{ISA}.pc &= 0^{30}10.\end{aligned}$$

The exceptional versions of program counters and the status and mode registers are assigned their normal versions:

$$\begin{aligned} c'_{\text{ISA}}.\text{spr}(\text{edpc}) &= \hat{c}_{\text{ISA}}.\text{dpc}, \\ c'_{\text{ISA}}.\text{spr}(\text{epc}) &= \hat{c}_{\text{ISA}}.\text{pc}, \\ c'_{\text{ISA}}.\text{spr}(\text{esr}) &= \hat{c}_{\text{ISA}}.\text{spr}(\text{sr}), \\ c'_{\text{ISA}}.\text{spr}(\text{emode}) &= c_{\text{ISA}}.\text{spr}(\text{mode}). \end{aligned}$$

Register *eca* is set to the masked interrupt cause:

$$c'_{\text{ISA}}.\text{spr}(\text{eca}) = \text{mca}(c_{\text{ISA}}, \text{eev}).$$

Register *edata* stores the data needed for interrupt handling:

$$c'_{\text{ISA}}.\text{spr}(\text{edata}) = \text{edata}(c_{\text{ISA}}) = \begin{cases} c_{\text{ISA}}.\text{dpc} & \text{if } \text{is-im}(\text{mal}(c_{\text{ISA}})) \vee \text{is-pff}(c_{\text{ISA}}) \\ \text{imm}(c_{\text{ISA}}) & \text{if } \text{is-iw-trap}(c_{\text{ISA}}) \\ \text{ea}(c_{\text{ISA}}) & \text{if } \text{is-iw-mem}(c_{\text{ISA}}) \\ \text{A} & \text{otherwise} \end{cases}.$$

Finally, the mode and the status registers are set to zero:

$$\begin{aligned} c'_{\text{ISA}}.\text{spr}(\text{mode}) &= 0^{32}, \\ c'_{\text{ISA}}.\text{spr}(\text{sr}) &= 0^{32}, \end{aligned}$$

which characterizes the system execution:

$$\text{is-sys-exec}_{\text{ISA}}(c_{\text{ISA}}) \stackrel{\text{def}}{=} c_{\text{ISA}}.\text{spr}(\text{mode}) = 0^{32} \wedge c_{\text{ISA}}.\text{spr}(\text{sr}) = 0^{32}.$$

Execution of an interrupt service routine ends with the *return from exception* instruction **rfe**. According to its semantics the normal versions of registers *pc*, *dpc*, *sr*, and *mode* are assigned their exceptional versions:

$$\begin{aligned} c'_{\text{ISA}}.\text{dpc} &= c_{\text{ISA}}.\text{spr}(\text{edpc}), \\ c'_{\text{ISA}}.\text{pc} &= c_{\text{ISA}}.\text{spr}(\text{epc}), \\ c'_{\text{ISA}}.\text{spr}(\text{sr}) &= c_{\text{ISA}}.\text{spr}(\text{esr}), \\ c'_{\text{ISA}}.\text{spr}(\text{mode}) &= c_{\text{ISA}}.\text{spr}(\text{emode}). \end{aligned}$$

3.2 VAMP Assembly

Experience of Verisoft shows that reasoning about VAMP programs on the ISA level is superfluously hard for a number of reasons. As a response to this problem we introduce a convenient abstraction which we call the VAMP assembly. We start this section by arguing why it is uncomfortable to work with VAMP programs on the ISA level. Next, we introduce high-level types for representing registers and memories. Using these types we define configurations and semantics of the VAMP assembly model. Finally, we introduce a notion of VAMP assembly programs. Note, that correctness of the VAMP assembly model is justified in Section 4.1 by the simulation theorem towards VAMP ISA.

3.2.1 Motivation

There are four main peculiarities of the VAMP ISA model that make arguing about programs unnecessarily hard:

- bit-vector encoding of instructions,
- bit-vector representation of operands and program counters,
- unwanted interrupts, and
- low-level specification of functional units close to their implementations.

As instructions are represented by bit vectors in the VAMP ISA model, a quite complex instruction-decoding scheme is involved. This results in unwanted tedious proofs for extracting and decoding instruction mnemonics, source and destination registers, as well as an immediate constant. In the VAMP assembly model we represent instructions with an abstract data type, such that each instruction is modeled by means of its own inductive constructor. Source registers, destination registers, and immediate constants are passed as numerical parameters to these constructors.

Since programs are usually intended to perform computations with numbers it is quite inconvenient to deal with operands represented as bit vectors, as it is done in the VAMP ISA model. A convenient user-friendly specification of a computation claims its result in a numerical form. Hence, reasoning about such computation involves endless conversions — therefore, lots of undesirable proof steps — from bit vectors to natural and integer numbers and vice versa. In the VAMP assembly model we represent operands, registers and program counters with natural and integer numbers.

During verification of most of the programs it has to be shown that their executions do not produce interrupts. At the VAMP ISA level we have to prove many conditions in order to show that the program does not cause unwanted interrupts. The VAMP assembly model is designed without interrupts and thus we get for free the absence of interrupts in programs we verify.

Last but not least, the formal specification of the VAMP instruction set architecture was conducted in Isabelle/HOL with an idea in mind to ease verification of the VAMP processor, i.e., to simplify the proof that VAMP implements the VAMP ISA. As a consequence specifications of functional units like shifters on the ISA level almost coincide with their low-level, nearly imperative-style implementations. It turns out that the simplicity of processor verification and the feasibility of reasoning about instruction effects are quite orthogonal issues. Effective program verification requires clear high-level declarative instruction semantics — therefore, definitions of functional units. We resolve this question in the VAMP assembly model.

3.2.2 Data Representation

We represent register contents on the assembly level with 32-bit natural and integer numbers. The following predicates introduce notions of VAMP assembly natural and integer number, i.e., those that fit into 32 bits.

Definition 3.4 (VAMP assembly natural number) Let x be a natural number. The predicate

$$\mathbb{N}_{32\vee}(x) \stackrel{\text{def}}{=} x < 2^{32}$$

indicates whether x is representable with 32 bits.

Isabelle: `VAMPasm/Types.asm.nat`

Definition 3.5 (VAMP assembly integer number) Let x be an integer number. The predicate

$$\mathbb{Z}_{32}\sqrt{(x)} \stackrel{\text{def}}{=} -2^{31} \leq x < 2^{31}$$

indicates whether x is representable with 32 bits.

Isabelle: `VAMPasm/Types.asm_int`

In a similar to the VAMP ISA model manner we define addition modulo n . For natural numbers a and b we overload the notation $+_n$ as follows:

$$a +_n b \stackrel{\text{def}}{=} a + b \bmod 2^n.$$

In order to stay consistent with the binary arithmetic of the underlying ISA model we define conversion functions between integers and naturals. These functions simulate numerically the conversion from integers to bit vectors and then to naturals and vice versa.

Definition 3.6 (Conversion from integers to naturals) A 32-bit integer number i is converted into a natural number by means of the function

$$i2n(i) \stackrel{\text{def}}{=} \begin{cases} i + 2^{32} & \text{if } i < 0 \\ i & \text{otherwise} \end{cases}.$$

Isabelle: `libisa/arith.range.intwd.as_nat`

Definition 3.7 (Conversion from naturals to integers) A 32-bit natural number n is converted into an integer number by means of the function

$$n2i(n) \stackrel{\text{def}}{=} \begin{cases} n - 2^{32} & \text{if } 2^{31} \leq n < 2^{32} \\ n & \text{otherwise} \end{cases}.$$

Isabelle: `libisa/arith.range.natwd.as_int`

Register Files

Our observation shows that in Verisoft programs use integers more frequently. Therefore, we decided to represent all registers except the program counters with integers. Register files are represented therefore as lists of integers:

$$Regf_{\text{ASM}} \stackrel{\text{def}}{=} \mathbb{Z}^*.$$

For a register file $r :: Regf_{\text{ASM}}$ we define the well-formedness predicate that demands the file length to be 32 and for each its item to be a VAMP assembly integer:

$$Regf_{\text{ASM}}\sqrt{(r)} \stackrel{\text{def}}{=} |r| = 32 \wedge \forall i < 32 : \mathbb{Z}_{32}\sqrt{(r[i])}.$$

Memories

On the assembly level we represent memories as mappings from naturals to integers:

$$Mem_{\text{ASM}} \stackrel{\text{def}}{=} \mathbb{N} \mapsto \mathbb{Z}.$$

We suppose the memory to be word-addressable and thus each memory cell must be represented with a VAMP assembly integer. In order to support this we define the following read and write functions.

Definition 3.8 (Assembly memory read) Reading from an assembly memory $m :: Mem_{ASM}$ at an address $a :: \mathbb{Z}$ is done with the function

$$m_{word}(a) \stackrel{\text{def}}{=} m(a/4).$$

Isabelle: `VAMPasm/Memory.data_mem_read`

Definition 3.9 (Assembly memory write) Writing to assembly memory $m :: Mem_{ASM}$ at an address $a :: \mathbb{Z}$ is done with the function

$$mem\text{-}update_{ASM}(m, a, data) = m',$$

such that

$$m'(i) = \begin{cases} data & \text{if } i = a/4 \\ m(i) & \text{otherwise} \end{cases}.$$

Isabelle: `VAMPasm/Memory.data_mem_write`

Additionally we define a well-formedness predicate over an assembly memory $m :: Mem_{ASM}$:

$$Mem_{ASM}\checkmark(m) \stackrel{\text{def}}{=} \forall a : \mathbb{N}_{32}\checkmark(a) \longrightarrow \mathbb{Z}_{32}\checkmark(m_{word}(a)).$$

3.2.3 Configurations

Configurations c_{ASM} of an assembly machine are modeled with the record C_{ASM} which has the following fields:

- the program counter $pc :: \mathbb{N}$ and the delayed program counter $dpc :: \mathbb{N}$,
- the general purpose register file $gpr :: Regf_{ASM}$ and the special purpose register file $spr :: Regf_{ASM}$, and
- the memory $m :: Mem_{ASM}$.

VAMP assembly configurations are also called *VAMP assembly machines*.

We define functions for reading both general and special purpose register files of the VAMP assembly model in much the same way we define them for VAMP ISA (cf. Definitions 3.1 and 3.2).

Definition 3.10 (Assembly GPR read) Reading from an assembly general purpose register file $r :: Regf_{ASM}$ at an index $i :: \mathbb{N}$ is done with the function

$$gpr\text{-}read_{ASM}(r, i) \stackrel{\text{def}}{=} \begin{cases} 0 & \text{if } i = 0 \\ r[i] & \text{otherwise} \end{cases}.$$

Isabelle: `VAMPasm/Config.reg`

Table 3.1 defines the set $spr_{ASM} :: 2^{\mathbb{N}}$ of special purpose register decimal indices which we use in VAMP assembly model.

Definition 3.11 (Assembly SPR read) Reading from an assembly special purpose register file $r :: \text{Regf}_{\text{ASM}}$ at an index $i :: \mathbb{N}$ is done with the function

$$\text{spr-read}_{\text{ASM}}(r, i) \stackrel{\text{def}}{=} \begin{cases} r[i] & \text{if } i \in \text{spr}_{\text{ASM}} \\ 0 & \text{otherwise} \end{cases}.$$

Isabelle: `VAMPasm/Config.sreg`

The well-formedness requirements over VAMP assembly configurations are stated by means of the following predicate.

Definition 3.12 (Valid assembly configuration) Let c_{ASM} be an assembly model configuration. The predicate

$$\begin{aligned} \text{asm}\sqrt{(c_{\text{ASM}})} &\stackrel{\text{def}}{=} \text{N}_{32}\sqrt{(c_{\text{ASM}}.pc)} \\ &\wedge \text{N}_{32}\sqrt{(c_{\text{ASM}}.dpc)} \\ &\wedge \text{Regf}_{\text{ASM}}\sqrt{(c_{\text{ASM}}.gpr)} \\ &\wedge \text{Regf}_{\text{ASM}}\sqrt{(c_{\text{ASM}}.spr)} \\ &\wedge \text{Mem}_{\text{ASM}}\sqrt{(c_{\text{ASM}}.m)} \end{aligned}$$

states the validity requirements on c_{ASM} .

Isabelle: `VAMPasm/Config.is_ASMcore`

3.2.4 Execution modes

In contrast to ISA in assembly model we do not have a mechanism to switch between the modes (since interrupts are not visible). We use the mode to allow/forbid the special move instructions. The system mode definition follows the one from the ISA model.

$$\text{is-sys-mode}_{\text{ASM}}(c_{\text{ASM}}) \stackrel{\text{def}}{=} c_{\text{ASM}}.\text{spr}[\text{mode}] = 0.$$

A further distinctive feature of system-mode executions is that all interrupts are masked out, denoted by an empty status register:

$$\text{is-sys-exec}_{\text{ASM}}(c_{\text{ASM}}) \stackrel{\text{def}}{=} c_{\text{ASM}}.\text{spr}[\text{mode}] = 0 \wedge c_{\text{ASM}}.\text{spr}[\text{sr}] = 0.$$

3.2.5 Instructions

We model VAMP instructions on the assembly level with the inductive data type *Instr*. Its constructors have names of instruction mnemonics from Table 3.2 Since register and immediate fields of an instruction *instr* are formally modeled by unbounded numbers, we introduce the instruction validity predicate

$$\text{instr}\sqrt{\cdot} :: \text{Instr} \mapsto \mathbb{B}$$

which bounds the fields to the appropriate lengths. We omit the formal definition here because is straightforward and rather voluminous — the reader can consult the definition `VAMPasm/Instr.is_instr` in Isabelle/HOL.

Parameters to the constructor of an instruction *instr* like source and destination registers or an immediate constant are obtained like $rs_1(instr)$, $rd(instr)$, $imm(instr)$, etc.

Since memory cells are modeled as integers we need a way to convert integers to instructions. This is done by the function

$$int\text{-}to\text{-}instr :: \mathbb{Z} \mapsto Instr.$$

First, this function decomposes its argument into the opcode, register, and immediate fields. Then it makes a case split on the opcode, determines the appropriate constructor of the data type *Instr*, and supplements it with register and immediate parts. However, this simple idea is implemented with tens of lines in Isabelle/HOL in the definition `VAMPasm/Instr_convert.int_to_instr`.

Since it is not possible to convert every integer to an instruction we use the predicate

$$decodable :: \mathbb{Z} \mapsto \mathbb{B},$$

which tests whether an integer could be converted to an instruction.

Additionally, we define the function

$$instr\text{-}to\text{-}int :: Instr \mapsto \mathbb{Z}$$

to perform the conversion in other direction.

The current instruction to be executed in an assembly configuration c_{ASM} is obtained through the function

$$instr(c_{ASM}) \stackrel{\text{def}}{=} int\text{-}to\text{-}instr(c_{ASM}.m_{word}(c_{ASM}.dpc)).$$

As in ISA, we introduce the predicates over instructions to determine what instruction or group of instructions it corresponds to. It is done for each instruction constructor, e.g., *is-instr-trap*, or for a group, like *is-ls* for all memory access instructions, or *is-store* only for memory write access. We distinguish also between memory accesses of different width: *is-ls-w* for the whole word, or *is-ls-hw* only for the half.

3.2.6 Semantics

The effect of a single instruction execution on the assembly configuration is defined by the function

$$exec_{instr} :: C_{ASM} \times Instr \mapsto C_{ASM}.$$

The function $exec_{instr}(c_{ASM}, instr)$ is defined in Isabelle/HOL under `VAMPasm/Exec.exec_instr` by structural induction on the constructor type of *instr* and yields an updated assembly configuration c'_{ASM} . Definitions of each induction case use a number of common auxiliary functions. Next, we define these auxiliary functions for (i) arithmetic, logical, shift, and constant load operations — we call this group arithmetic instructions, (ii) test and set operation — this group is named comparison instructions, (iii) instructions for load, and (iv) store instructions. All functions from these group increment the program counter by 4 and hence their effect comprises:

$$\begin{aligned} c'_{ASM}.dpc &= c_{ASM}.pc, \\ c'_{ASM}.pc &= c_{ASM}.pc +_{32} 4. \end{aligned}$$

Arithmetic, comparison and load instruction change the general purpose register file of the assembly configuration while store instructions change its memory. All other components of c'_{ASM} stay equal to those of c_{ASM} .

Arithmetic Instructions

Execution of arithmetic instructions is modeled by the function

$$exec_{arith} :: C_{ASM} \times (\mathbb{Z} \times \mathbb{Z} \mapsto \mathbb{Z}) \times \mathbb{Z} \times \mathbb{Z} \times \mathbb{N} \mapsto C_{ASM},$$

$$exec_{arith}(c_{ASM}, f, op_1, op_2, dst) = c'_{ASM},$$

which writes the result of the application of the arithmetic function f to operands op_1 and op_2 into the general purpose register with index dst :

$$c'_{ASM}.gpr[i] = \begin{cases} f(op_1, op_2) & \text{if } i = dst \\ c_{ASM}.gpr[i] & \text{otherwise} \end{cases}.$$

In the induction cases of the definition of $exec_{instr}$ where we use $exec_{arith}$ we substitute an appropriate arithmetic operation for f , e.g., the case of the definition for the addition instruction **add** is as follows:

$$\begin{aligned} exec_{instr}(c_{ASM}, \mathbf{add}(rd, rs_1, rs_2)) &\stackrel{\text{def}}{=} exec_{arith}(c_{ASM}, \\ &\quad int-plus, \\ &\quad gpr-read_{ASM}(c_{ASM}.gpr, rs_1), \\ &\quad gpr-read_{ASM}(c_{ASM}.gpr, rs_2), \\ &\quad rd), \end{aligned}$$

with $int-plus(x, y) = n2i(i2n(x) +_{32} i2n(y))$.

Comparison Instructions

Execution of comparison instructions is defined by the function

$$exec_{comp} :: C_{ASM} \times (\mathbb{Z} \times \mathbb{Z} \mapsto \mathbb{B}) \times \mathbb{Z} \times \mathbb{Z} \times \mathbb{N} \mapsto C_{ASM},$$

$$exec_{comp}(c_{ASM}, \overset{?}{o}, op_1, op_2, dst) = c'_{ASM},$$

which writes one to the destination general purpose register in case $op_1 \overset{?}{o} op_2$ evaluates to true and zero otherwise:

$$c'_{ASM}.gpr[i] = \begin{cases} 1 & \text{if } op_1 \overset{?}{o} op_2 \wedge i = dst \\ 0 & \text{if } \neg(op_1 \overset{?}{o} op_2) \wedge i = dst \\ c_{ASM}.gpr[i] & \text{otherwise} \end{cases}.$$

An appropriate comparison predicate is substituted for $p?$ in the induction cases of the $exec_{instr}$ definition where we use $exec_{comp}$. For instance the induction case for the equality test performed by the instruction **seq** is defined as:

$$\begin{aligned} exec_{instr}(c_{ASM}, \mathbf{seq}(rd, rs_1, rs_2)) &\stackrel{\text{def}}{=} exec_{comp}(c_{ASM}, \\ &\quad =, \\ &\quad gpr-read_{ASM}(c_{ASM}.gpr, rs_1), \\ &\quad gpr-read_{ASM}(c_{ASM}.gpr, rs_2), \\ &\quad rd). \end{aligned}$$




Figure 3.2: Examples of conversions for data load.

Load Instructions

In order to model load instruction we define the following function:

$$exec_{load} :: C_{ASM} \times (Bv \mapsto Bv) \times \mathbb{N} \times \mathbb{N} \times \mathbb{N} \mapsto C_{ASM},$$

$$exec_{load}(c_{ASM}, xtf, a, w, dst) = c'_{ASM}.$$

It writes the content of the memory at the address a into the general purpose register indexed by dst . The function is parametrized by (i) the width of memory access w which can be either 1, 2, or 4 corresponding to byte, half-word, and word access, and (ii) the sign-extension function xtf which is subject to instantiation either by *sxt* or *fill0* representing signed and unsigned memory operations. We formalize all kinds of load operations to assembly memory with the following function.

Definition 3.13 (Assembly load) Reading of w bytes from an assembly memory m at an address a with respect to a sign-extension function xtf is done by means of the function

$$load_{ASM} :: Mem_{ASM} \times \mathbb{N} \times \mathbb{N} \times (Bv \mapsto Bv) \mapsto \mathbb{Z}.$$

First, we extract the needed data from the memory word (cf. Figure 3.2)

$$res = \frac{in(m_{word}(a))}{2^{8 \cdot (a \bmod 4)}} \bmod 2^{8 \cdot w}.$$

Further, we extend it with the given function, preliminary adding the leading zeros up to the length $8 \cdot w$:

$$load_{ASM}(m, a, w, xtf) \stackrel{\text{def}}{=} [xtf(0^{8 \cdot w - |bin(res)|} \circ bin(res))]$$

Isabelle: `VAMPasm/Exec.load_from_mem`

Our motivation to do the extension of the result twice (first with zeros and then with the given extension function) is that the binary representation $bin(res)$ is a bit vector of minimal length which is enough to encode the number. The length of $bin(res)$ is possibly less than $8 \cdot w$ and the most significant bit is always 1. Hence, the sign extension of the binary representation might lead to a result which differs from the one obtained by performing analogous manipulations on bit vectors.




Figure 3.3: Examples conversions for data store.

In the formal definition of $exec_{load}$ we proceed with memory read, and write result into the register file:

$$c'_{ASM.gpr}[i] = \begin{cases} load_{ASM}(c_{ASM}.m, a, w, xtf) & \text{if } i = dst \\ c_{ASM.gpr}[i] & \text{otherwise} \end{cases}.$$

Having this definition we can specify, for instance, the induction case of $exec_{instr}$ for loading a word from the memory by means of the instruction **lw**:

$$exec_{instr}(c_{ASM}, \mathbf{lw}(rd, rs, imm)) \stackrel{\text{def}}{=} exec_{load}(c_{ASM}, sxt, ls\text{-}target(c_{ASM}), 4, rd).$$

In general, the case of “4” is computed by the function $ls\text{-}width(c_{ASM})$ for all load and store instructions. The function $ls\text{-}target$ computes effective address for memory operations (load and store) under the condition that the current instruction is a memory access instruction with the source register rs and immediate constant imm :

$$ls\text{-}target(c_{ASM}) \stackrel{\text{def}}{=} i2n(gpr\text{-}read_{ASM}(c_{ASM}.gpr, rs(instr(c_{ASM})))) +_{32} i2n(imm(instr(c_{ASM}))).$$

Store Instructions

Semantics of store instructions is defined by the function

$$exec_{store} :: C_{ASM} \times \mathbb{N} \times \mathbb{N} \times \mathbb{N} \mapsto C_{ASM},$$

$$exec_{store}(c_{ASM}, a, w, src) = c'_{ASM},$$

which stores w bytes of the data from a general purpose register src in the memory of the assembly machine at the address a . Likewise load operations, we formalize store operations with the following definition.

Definition 3.14 (Assembly store) Writing of w lowest bytes from a value v into an assembly memory m at an address a is done by means of the function

$$store_{ASM} :: Mem_{ASM} \times \mathbb{N} \times \mathbb{N} \times \mathbb{Z} \mapsto Mem_{ASM}.$$

In the formal definition we first compute the part of the number to be written

$$mid = (i2n(v) \bmod 2^{8 \cdot w}) \cdot 2^{8 \cdot (a \bmod 4)}.$$

Then, we read the value from the memory at the address we are writing to and cut the lower and higher parts that should be ignored (cf. Figure 3.3):

$$\begin{aligned} high &= \frac{i2n(m_{word}(a))}{2^{8 \cdot ((a \bmod 4) + w)}} \cdot 2^{8 \cdot ((a \bmod 4) + w)}, \\ low &= i2n(m_{word}(a)) \bmod 2^{8 \cdot (a \bmod 4)}. \end{aligned}$$

At the end we combine all three parts and write the result into the memory:

$$store_{ASM}(m, a, w, v) \stackrel{\text{def}}{=} mem\text{-}update_{ASM}(m, a, n2i(high +_{32} mid +_{32} low)).$$

Isabelle: `VAMPasm/Exec.store_to_mem`

The updated assembly configuration c'_{ASM} returned by the function $exec_{store}$ comprises the memory defined as follows:

$$c'_{ASM}.m = store_{ASM}(c_{ASM}.m, a, w, gpr\text{-}read_{ASM}(c_{ASM}.gpr, src)).$$

After all, induction cases for store instruction in the definition of $exec_{instr}$ make use of $exec_{store}$. For instance, effect of the store byte instruction **sb** is given as

$$exec_{instr}(c_{ASM}, \mathbf{sb}(rd, rs, imm)) \stackrel{\text{def}}{=} exec_{store}(c_{ASM}, ls\text{-}target(c_{ASM}), 1, rd).$$

Special and Control Instructions

Semantics of the remaining VAMP instructions — special and control instructions — is defined directly in $exec_{instr}$.

Instruction for exchanging values of special and general purpose registers **movi2s** and **movs2i** are allowed only in the system mode. Then, the semantics of these instructions is defined as follows²:

$$exec_{instr}(c_{ISA}, \mathbf{movs2i}(rd, sa)) \stackrel{\text{def}}{=} \begin{cases} c_{ISA} & \text{if } \neg is\text{-}sys\text{-}mode_{ASM}(c_{ISA}) \\ c'_{ISA} & \text{otherwise} \end{cases},$$

where program counters are incremented in the same way as described for all previous instructions and

$$c'_{ASM}.gpr[i] = \begin{cases} spr\text{-}read_{ASM}(c_{ASM}.spr[sa]) & \text{if } i = rd \\ c_{ASM}.gpr[i] & \text{otherwise} \end{cases}.$$

As **movi2s** transfers values in opposite direction, i.e., from general to special purpose registers, its definition simply swaps *gpr* and *spr*.

The **trap** instruction only increments the program counter by four and stores its old value in the delayed program counter. The **rfe** instruction does not affect the VAMP assembly configuration.

²In Isabelle/HOL theories indices of special purpose registers for integration of a floating point unit are defined: the rounding mode register *RM*, the IEEE flags register *IEEEf*, and the floating point condition code *FCC*. It is allowed to access these registers in user mode.

The jump instruction **j** saves the program counter into the delayed one and adds an immediate to *pc*:

$$exec_{instr}(c_{ASM}, j(imm)) \stackrel{\text{def}}{=} c'_{ASM},$$

$$\begin{aligned} c'_{ASM}.dpc &= c_{ASM}.pc, \\ c'_{ASM}.pc &= c_{ASM}.pc +_{32} i2n(imm). \end{aligned}$$

The jump-and-link instruction **j_{al}** additionally saves the program counter value increased by four in the general purpose register 32: the formal definition of

$$exec_{instr}(c_{ASM}, j_{al}(imm)) \stackrel{\text{def}}{=} c'_{ASM}$$

includes

$$c'_{ASM}.gpr[i] = \begin{cases} n2i(c_{ASM}.pc +_{32} 4) & \text{if } i = 31 \\ c_{ASM}.gpr[i] & \text{otherwise} \end{cases}.$$

Semantics of jump register **j_r** and jump-and-link register instructions **j_{ar}** coincide with those of **j** and **j_{al}**, respectively, with the only difference that the program counter is assigned the value of general purpose register at index *rs*, a parameter to **j_r** and **j_{ar}**:

$$c'_{ASM}.pc = i2n(gpr-read_{ASM}(c_{ASM}.gpr, rs)).$$

The branch-on-zero instruction **beqz** takes a look in the source general purpose register and adds an immediate constant to the program counter in case the former stores a zero value, or simply 4 otherwise:

$$exec_{instr}(c_{ASM}, beqz(rs, imm)) \stackrel{\text{def}}{=} c'_{ASM},$$

$$\begin{aligned} c'_{ASM}.dpc &= c_{ASM}.pc, \\ c'_{ASM}.pc &= \begin{cases} c_{ASM}.pc +_{32} i2n(imm) & \text{if } gpr-read_{ASM}(c_{ASM}.gpr, rs) \\ c_{ASM}.pc +_{32} 4 & \text{otherwise} \end{cases}. \end{aligned}$$

The definition of the branch-on-non-zero instruction **bnez** only swaps cases in the case distinction.

The formal definition of $exec_{instr}$ in Isabelle/HOL is `VAMPasm/Exec.exec_instr`.

Transition Function

Executions of the assembly model are modeled by the transition function $\delta_{ASM} :: C_{ASM} \mapsto C_{ASM}$. The function $\delta_{ASM}(c_{ASM})$ executes the current instruction with the function $exec_{instr}$:

$$\delta_{ASM}(c_{ASM}) \stackrel{\text{def}}{=} exec_{instr}(c_{ASM}, instr(c_{ASM})).$$

Several steps of the assembly machine are done by the function δ_{ASM}^n , which is defined by induction on *n*:

$$\begin{aligned} \delta_{ASM}^0(c_{ASM}) &= c_{ASM}, \\ \delta_{ASM}^{n+1}(c_{ASM}) &= \delta_{ASM}^n(\delta_{ASM}(c_{ASM})). \end{aligned}$$

3.2.7 Assembly Programs

Assembly semantics models computations of assembly programs. We represent them as lists of assembly instructions: an assembly program is an instance of the type

$$\Pi_{\text{ASM}} \stackrel{\text{def}}{=} \text{Instr}^*.$$

An assembly memory region can be interpreted as an assembly program. Let us denote the list of n integers which resides in an assembly memory m starting at an address a by

$$\text{get-data}(m, a, \text{len}) \stackrel{\text{def}}{=} [m(a/4), m(a/4 + 1), \dots, m(a/4 + n - 1)].$$

Having this notation, we define the function that retrieves an assembly program from the memory.

Definition 3.15 (Retrieving an assembly program) The program of the length $\text{len} :: \mathbb{N}$ is retrieved from an assembly memory $m :: \text{Mem}_{\text{ASM}}$ starting from an address $a :: \mathbb{N}$ by means of the function

$$\text{get-}\pi(m, a, \text{len}) \stackrel{\text{def}}{=} \pi$$

with

$$\pi[i] = \text{int-to-instr}(\text{get-data}(m, a, \text{len})[i]).$$

Isabelle: `VAMPasm/Memory.get_instr_list`

We call a region of the memory *decodable* if values of its each memory cell could be converted to instructions:

$$\text{decodable-}\pi(\text{data}) \stackrel{\text{def}}{=} \forall i < |\text{data}| : \text{decodable}(\text{data}[i]).$$

Lemma 3.16 (Validity of assembly programs) Instructions obtained in a decodable region from a valid memory are valid:

$$\begin{aligned} \text{Mem}_{\text{ASM}} \checkmark (m) \wedge \text{decodable-}\pi(\text{get-data}(m, a, \text{len})) \\ \longrightarrow \forall i < \text{len} : \text{instr} \checkmark (\text{get-}\pi(m, a, \text{len})[i]). \end{aligned}$$

Isabelle: `VAMPasm/Instr.convert.decodable_imp.is_instr`

3.3 Devices

This section introduces the devices model used in the thesis. We start by sketching a generic device model and later illustrate by the hard disk example how this model can be instantiated with concrete devices. We show how several devices are organized in a devices system. The reader should consult [64] for additional information on the devices model in general, and [51] for a hard disk.

In Isabelle devices have outputs to the external environment. However, they are irrelevant to the current work. Therefore, we omit these outputs throughout the thesis.

3.3.1 Device Model

A device of type x is modeled as a finite transition system with configurations $c_x :: C_x$ and a transition function δ_x . The step function takes the current state of the device $c_x :: C_x$, an input $mifi_t :: Mifi_t$ from the memory interface of the processor, and an input $eifi_x :: Eifi_x$ from the external interface of a non-modeled external environment. It returns a devices' updated state $c'_x :: C_x$ and an output $mifo_t :: Mifo_t$ to the memory interface of the processor. Thus, the transition function has the following signature:

$$\delta_x :: C_x \times Mifi_t \times Eifi_x \mapsto C_x \times Mifo_t.$$

The sets of inputs $Eifi_x$ from the external environment are device-specific, while the memory interfaces $Mifi_t$ and $Mifo_t$ depend only on the type t they are represented with. Devices are accessed via (at most) 1024 word-sized ports.

Memory Interface

A memory interface between a processor and devices is specified by the memory interface inputs $mifi_t$ and the outputs $mifo_t$. The inputs are given by a processor to a device, and the outputs are produced by a device for a processor.

The memory interface inputs $mifi_t$ are represented by a record of type $Mifi_t$ with fields representation depending on the type t of the memory interface. The individual fields of the record are:

- the read flag $mifi_t.rd$, which indicates a read operation on a device,
- the write flag $mifi_t.wr$, which indicates a write operation on a device,
- the access address $mifi_t.a$, and
- the word-sized data input $mifi_t.din$ used for write accesses to a device.

We deal with two representations of the memory interface inputs. The natural representation $mifi_{\mathbb{N}} :: Mifi_{\mathbb{N}}$ uses boolean values to represent the flags $mifi_{\mathbb{N}}.rd, mifi_{\mathbb{N}}.wr :: \mathbb{B}$, and naturals for the addresses and data input components $mifi_{\mathbb{N}}.a, mifi_{\mathbb{N}}.din :: \mathbb{N}$. In the bit-vector representation $mifi_{Bv} :: Mifi_{Bv}$ the flags are bits $mifi_{Bv}.rd, mifi_{Bv}.wr :: Bit$, and the addresses and data inputs are bit vectors $mifi_{Bv}.a, mifi_{Bv}.din :: Bv$.

The following constants denote the idle memory interface input:

$$\begin{aligned} \varepsilon\text{-}mifi_{\mathbb{N}} &\stackrel{\text{def}}{=} (F, F, A, A) :: Mifi_{\mathbb{N}}, \\ \varepsilon\text{-}mifi_{Bv} &\stackrel{\text{def}}{=} (0, 0, A, A) :: Mifi_{Bv}. \end{aligned}$$

The conversion from the bit-vector to the natural representation of memory interface inputs is done by the function

$$mifi\text{-}bv\text{-}to\text{-}nat :: Mifi_{Bv} \mapsto Mifi_{\mathbb{N}}$$

which yields the natural memory interface inputs $mifi_{\mathbb{N}} = mifi\text{-}bv\text{-}to\text{-}nat(mifi_{Bv})$:

$$\begin{aligned} mifi_{\mathbb{N}}.rd &= (mifi_{Bv}.rd = 1), \\ mifi_{\mathbb{N}}.wr &= (mifi_{Bv}.wr = 0), \\ mifi_{\mathbb{N}}.a &= \langle mifi_{Bv}.a \rangle, \\ mifi_{\mathbb{N}}.din &= \langle mifi_{Bv}.din \rangle. \end{aligned}$$

Table 3.4: Concrete devices and their aliases

Device name	Alias
ATA/ATAPI hard disk	HD
Timer	TIMER
Automotive bus controller	ABC
Network interface card (NE2000)	NIC
Serial interface (UART16550A)	UART

The memory interface output is a singleton, represented either as a natural $mifo_{\mathbb{N}} :: Mifo_{\mathbb{N}}$ or a bit vector $mifo_{Bv} :: Mifo_{Bv}$. We declare the constants $\varepsilon\text{-}mifo_{\mathbb{N}} :: Mifo_{\mathbb{N}}$ and $\varepsilon\text{-}mifo_{Bv} :: Mifo_{Bv}$ to denote the idle memory interface output.

3.3.2 Concrete Devices

A device model can be instantiated with particular devices. In CVM we use five explicit formal models of concrete devices. Table 3.4 depicts their names and aliases. Aliases are written as subscript after an entity to denote that the entity is related to a particular device. For example, $c_{\text{TIMER}} :: C_{\text{TIMER}}$ is a configuration of the timer, δ_{TIMER} is its transition function, and $efi_{\text{TIMER}} :: Efi_{\text{TIMER}}$ is timer's inputs from the external environment, respectively. Since all devices are treated in exactly the same fashion we will use only the model of a hard disk within this thesis. The details of the automotive bus controller model are described in [6]. For the serial interface cf. [3]. The detailed description of the hard-disk model can be found in [51].

Hard Disk

Next, we sketch details of the hard-disk model relevant for the thesis. We use the model of the disk based on the ATA/ATAPI protocol. The hard disk is parameterized over the number of sectors it has. Each sector has a size of $\text{WORDS_PER_SECTOR} = 128$ words. The processor can issue read or write commands to a range of sectors, by writing the start address and the count of sectors to a special port. Each sector is then read/written word by word from/to a sector buffer. After a complete sector is read/written from/to the sector buffer, the hard disk needs some time to transfer data to the sector memory. This amount of time is modeled as non-determinism by an oracle input from the external environment $Efi_{\text{HD}} \stackrel{\text{def}}{=} \{1, 0\}$. The value $efi_{hd} = 1$ indicates the end of the transfer.

Hard disk configurations c_{HD} are represented by a record of type C_{HD} . The record comprises fields for modeling hard-disk internal functionality as well as contents stored on the hard disk. For this thesis we are interested only in the three following fields of the hard-disk record:

- the number of sectors $c_{\text{HD}}.s :: \mathbb{N}$ which has to be less than or equal to $\text{MAX_SECTORS} = 2^{28}$,
- the swap memory $c_{\text{HD}}.sm :: \mathbb{N}^*$ which represents the hard-disk content as a list of natural numbers, and
- the control state $c_{\text{HD}}.cs :: \{\text{HD_IDLE}, \text{HD_BRD}, \text{HD_BWR}, \text{HD_PRD}, \text{HD_PWR}, \text{HD_ERR}\}$.

In the state `HD_IDLE` the disk is ready to process new commands. Reading from the disk starts in the state `HD_BRD` by filling the disk buffer which is then read by the processor when the disk is in the state `HD_PRD`. Similarly, write commands visit the states `HD_PWR` and `HD_BWR`. In case an invalid command is issued, the disk transits to the error state `HD_ERR`.

The well-formedness predicate over the hard disk state $hd\sqrt{(c_{HD})}$ requires, among others, that the length of the swap memory is defined by the number of sectors:

$$|c_{HD}.sm| = c_{HD}.s \cdot \text{WORDS_PER_SECTOR},$$

and that each cell of the swap memory is a valid VAMP assembly natural number:

$$\forall i < |c_{HD}.sm| : \mathbb{N}_{32}\sqrt{(c_{HD}.sm[i])}.$$

3.3.3 Generalized Devices

The concept of generalized devices allows us to deal with devices in a generic fashion, i.e., without having knowledge about particular kinds of devices. Generalized devices are represented by inductive data types, where each inductive constructor corresponds to a certain device. As mentioned before we consider only the hard disk in the thesis, however the concept is easily expendable to all devices from Table 3.4. To stress that we will also refer to the timer in the definitions below.

Generalized Configurations

The generalized device configuration c_{GD} is defined by the following inductive data type:

$$\begin{aligned} c_{GD} :: C_{GD} &\stackrel{\text{def}}{=} \begin{array}{l} dev\text{-}hd(C_{HD}) \\ | \\ dev\text{-}timer(C_{TIMER}) \\ | \\ \dots \\ | \\ idle\text{-}dev. \end{array} \end{aligned}$$

The constructor *idle-dev* is used to model an idle device which is used among others to model an illegal device access.

In order to determine whether a generalized device configuration c_{GD} corresponds to a particular device configuration we use the following predicates:

$$\begin{aligned} is\text{-}dev\text{-}hd(c_{GD}) &= \exists c_{HD} : c_{GD} = dev\text{-}hd(c_{HD}), \\ is\text{-}dev\text{-}timer(c_{GD}) &= \exists c_{TIMER} : c_{GD} = dev\text{-}timer(c_{TIMER}), \\ &\dots \\ is\text{-}idle\text{-}dev(c_{GD}) &= c_{GD} = idle\text{-}dev. \end{aligned}$$

To extract a particular device configuration from a generalized device configuration we use a function of the same name as the device extended with a prefix *the-*, e.g., for the hard disk:

$$the\text{-}hd(dev\text{-}hd(c_{HD})) \stackrel{\text{def}}{=} c_{HD}.$$

Generalized External Inputs

In the same fashion we define the generalized inputs from the external environment:

$$\begin{aligned} eif_{\text{GD}} :: Eif_{\text{GD}} &\stackrel{\text{def}}{=} \begin{array}{l} eif\text{-}hd(Eif_{\text{HD}}) \\ | \\ eif\text{-}timer(Eif_{\text{TIMER}}) \\ | \\ \dots \\ | \\ idle\text{-}eif. \end{array} \end{aligned}$$

The constructor *idle-eif* is supposed to use at places where we speak about idle device *idle-dev*.

The following predicates test whether a generalized input eif_{GD} correspond to a particular device input:

$$\begin{aligned} is\text{-}eif\text{-}hd(eif_{\text{GD}}) &\stackrel{\text{def}}{=} \exists eif_{\text{HD}} : eif_{\text{GD}} = eif\text{-}hd(eif_{\text{HD}}), \\ is\text{-}eif\text{-}timer(eif_{\text{GD}}) &\stackrel{\text{def}}{=} \exists eif_{\text{TIMER}} : eif_{\text{GD}} = eif\text{-}timer(eif_{\text{TIMER}}), \\ &\dots \\ is\text{-}idle\text{-}eif(eif_{\text{GD}}) &\stackrel{\text{def}}{=} eif_{\text{GD}} = idle\text{-}eif. \end{aligned}$$

Having a generalized device configuration c_{GD} and a generalized input eif_{GD} from the external environment we need to test whether the input is compatible with the device. The following predicate is used for that:

$$\begin{aligned} is\text{-}eif\text{-}match\text{-}dev(c_{\text{GD}}, eif_{\text{GD}}) &\stackrel{\text{def}}{=} is\text{-}dev\text{-}hd(c_{\text{GD}}) \wedge is\text{-}eif\text{-}hd(eif_{\text{GD}}) \\ &\vee is\text{-}dev\text{-}timer(c_{\text{GD}}) \wedge is\text{-}eif\text{-}timer(eif_{\text{GD}}) \\ &\vee \dots \\ &\vee is\text{-}idle\text{-}dev(c_{\text{GD}}) \wedge is\text{-}idle\text{-}eif(eif_{\text{GD}}). \end{aligned}$$

Next, we define generalized idle external inputs. Let $\varepsilon\text{-}eif_{\text{HD}}$ be idle external inputs for a hard disk, let $\varepsilon\text{-}eif_{\text{TIMER}}$ be idle external inputs for a timer, and so on. The function

$$\varepsilon\text{-}eif :: C_{\text{GD}} \mapsto Eif_{\text{GD}}$$

generates the generalized idle external inputs from a generalized device configuration c_{GD} :

$$\begin{aligned} \varepsilon\text{-}eif(dev\text{-}hd(c_{\text{HD}})) &\stackrel{\text{def}}{=} eif\text{-}hd(\varepsilon\text{-}eif_{\text{HD}}), \\ \varepsilon\text{-}eif(dev\text{-}timer(c_{\text{TIMER}})) &\stackrel{\text{def}}{=} eif\text{-}timer(\varepsilon\text{-}eif_{\text{TIMER}}), \\ &\dots \\ \varepsilon\text{-}eif(idle\text{-}dev) &\stackrel{\text{def}}{=} idle\text{-}eif. \end{aligned}$$

Generalized Transitions

The transition function δ_{GD} of a generalized device takes a generalized device configuration $c_{\text{GD}} :: C_{\text{GD}}$, a natural representation of the memory interface input $mif_{\text{N}} :: Mif_{\text{N}}$, and a generalized external input $eif_{\text{DEV}} :: Eif_{\text{DEV}}$ as arguments. It returns an updated generalized device configuration $c'_{\text{GD}} :: C_{\text{GD}}$ and a natural representation of the memory interface output $mifo_{\text{N}} :: Mifo_{\text{N}}$. Thus the signature of the transition function is:

$$\delta_{\text{GD}} :: C_{\text{GD}} \times Mifi_{\mathbb{N}} \times Efi_{\text{DEV}} \mapsto C_{\text{GD}} \times Mifo_{\mathbb{N}}.$$

We define the generalized transition inductively on the generalized external inputs and the generalized device configuration. In case the input is compatible with the device, we apply the step function for that device. Otherwise, the idle device is returned:

$$\delta_{\text{GD}}(c_{\text{GD}}, mifi, efi_{\text{GD}}) \stackrel{\text{def}}{=} \begin{cases} (dev\text{-}x(c'_x), mifo) & \text{if } c_{\text{GD}} = dev\text{-}x(c_x) \\ & \wedge efi_{\text{GD}} = efi\text{-}x(efi_x) \\ & \wedge \delta_x(c_x, mifi, efi_x) = (c'_x, mifo) \\ (idle\text{-}dev, \varepsilon\text{-}mifo_{\mathbb{N}}) & \text{otherwise} \end{cases}.$$

We will use notation *.dev* to refer to the first component of the result and *.mifo* to the second.

Interrupts

As devices may produce interrupts we define the predicate

$$is\text{-}intr\text{-}dev :: C_{\text{GD}} \mapsto \mathbb{B}$$

which indicates if there is a pending interrupt for a generalized device configuration:

$$\begin{aligned} is\text{-}intr\text{-}dev(dev\text{-}hd(c_{\text{HD}})) & \stackrel{\text{def}}{=} is\text{-}intr\text{-}hd(c_{\text{HD}}), \\ is\text{-}intr\text{-}dev(dev\text{-}timer(c_{\text{TIMER}})) & \stackrel{\text{def}}{=} is\text{-}intr\text{-}timer(c_{\text{TIMER}}), \\ & \dots \\ is\text{-}intr\text{-}dev(idle\text{-}dev) & \stackrel{\text{def}}{=} \text{F}. \end{aligned}$$

3.3.4 Devices Systems

Several devices can be organized in a devices system. Without loss of generality, in this thesis we consider models with 8 devices at most. Let $Devnum = \{1, \dots, 8\}$ be the set of possible device identifiers. For all device address *addr* we use notation $\langle addr \rangle_{Devnum}$ to extract device identifiers. The definition depends on a particular coupling of devices with the processor. See the next section for details.

Devices systems are modeled as mappings from device identifiers to generalized device configurations:

$$c_{\text{DS}} :: C_{\text{DS}} \stackrel{\text{def}}{=} Devnum \mapsto C_{\text{GD}}.$$

We distinguish two possible kinds of transitions a device may take in a system: internal, which are taken as a reaction to memory-interface input from the processor, and external, which process the inputs from the external environment.

In an internal step it is defined by the memory-interface port address which of the devices in the system makes a transition. As we consider two representations, natural and bit vector, of the memory interface, next, we define two functions for internal steps of a device in the system.

The internal step of a device in a system with the bit-vector representation of memory interface inputs

$$\delta_{\text{DS}}^{\text{INT}.Bv} :: C_{\text{DS}} \times Mifi_{Bv} \mapsto C_{\text{DS}} \times Mifo_{Bv}$$

is defined as follows. Let c_{DS} be a devices system, let $mifi$ be an input from memory interface, and let $did = \langle mifi.a \rangle_{\text{Devnum}}$ be a device number specified by access address $mifi.a$. The device did performs a step:

$$\delta_{\text{GD}}(c_{\text{DS}}(did), mifi\text{-}bv\text{-}to\text{-}nat(mifi), \varepsilon\text{-}eifi(c_{\text{DS}}(did))) = (c_{\text{GD}}, mifo),$$

and the resulting devices system is:

$$\delta_{\text{DS}}^{\text{INT.Bv}}(c_{\text{DS}}, mifi) \stackrel{\text{def}}{=} (c'_{\text{DS}}, bin(mifo))$$

with

$$c'_{\text{DS}}(i) = \begin{cases} c_{\text{GD}} & \text{if } i = did \\ c_{\text{DS}}(i) & \text{otherwise} \end{cases}.$$

Completely analogously we define the internal step of a device in a system with respect to the natural memory interface:

$$\delta_{\text{DS}}^{\text{INT.N}} :: C_{\text{DS}} \times Mifi_{\mathbb{N}} \mapsto C_{\text{DS}} \times Mifo_{\mathbb{N}}.$$

For the external step an explicit input of an identifier did of the device which is supposed to make a step is necessary:

$$\delta_{\text{DS}}^{\text{EXT}} :: C_{\text{DS}} \times Devnum \times Eifi_{\text{GD}} \mapsto C_{\text{DS}},$$

$$\delta_{\text{DS}}^{\text{EXT}}(c_{\text{DS}}, did, eifi) \stackrel{\text{def}}{=} c'_{\text{DS}},$$

where

$$c'_{\text{DS}}(i) = \begin{cases} \delta_{\text{GD}}(c_{\text{DS}}(did), \varepsilon\text{-}mifi_{\mathbb{N}}, eifi).dev & \text{if } i = did \\ c_{\text{DS}}(i) & \text{otherwise} \end{cases}.$$

Interrupts. For the whole devices system we define a function that computes the interrupt level for all devices in a generalized device configuration. The function

$$intr\text{-}dev\text{-}bv :: C_{\text{DS}} \mapsto Bv$$

returns a bit vector in which the n -th bit indicates the interrupt level of the device with identifier n :

$$intr\text{-}dev\text{-}bv(c_{\text{DS}}) \stackrel{\text{def}}{=} [bool2bit(is\text{-}intr\text{-}dev(c_{\text{DS}}(8))), \dots, bool2bit(is\text{-}intr\text{-}dev(c_{\text{DS}}(1)))].$$

Keeping in mind that we have 8 devices and the vector of external interrupts to the processor is of length 19, we extend the vector of devices interrupts with a vector of 11 zeros:

$$intr\text{-}dev\text{-}bv'(c_{\text{DS}}) \stackrel{\text{def}}{=} 0^{11} \circ intr\text{-}dev\text{-}bv(c_{\text{DS}}).$$

3.4 Combined Systems

In this section we show how one can combine concurrent computational sources: processors and devices. We introduce a notion of a combined system, a processor model coupled with a devices system. Computations of such systems are guided by an external oracle, called an execution sequence, which defines for each point of time which of the computational sources, either the processor or some device, makes a step. Whenever a

device makes a step the external oracle additionally provides a device input. We define two particular kinds of combined systems: (i) VAMP ISA with devices, and (ii) VAMP assembly with devices. The reader should consult theses of Knapp [64] and Tverdyshev [115] for details on the first model, and of Alkassar [5] for the second. As we consider memory-mapped devices in both models, interaction of the processor with devices requires adjustment of load and store instructions semantics: we reserve a portion of processor's memory accessing which, we actually access devices.

3.4.1 Coupling Processors with Devices

Devices system introduced in the end of Section 3.3 can be coupled with a processor model. We refer to a resulting system as a *combined system*.

Execution Sequences and External Inputs

Independently of a processor model used, e.g., VAMP ISA or VAMP assembly, the reasoning about combined systems involves a notion of execution sequences. An execution sequence is an external oracle which parametrizes runs of a combined systems. At each step of the run the execution sequence defines whether the processor or a particular device performs a transition. As mentioned in Section 3.3, a device needs an input from the external environment in order to make a step. So, the execution sequence delivers an appropriate external input.

A sequence element denotes whether a processor or a device with a particular number and particular input makes a step. Formally, a sequence element s is an instance of the inductive data type *SeqEl*:

$$\begin{aligned} SeqEl &\stackrel{\text{def}}{=} Proc \\ &| Dev(\mathbb{N} \times Efi_{DEV}). \end{aligned}$$

Then, a sequence seq is defined as a mapping from combined system's step numbers to sequence elements:

$$Seq \stackrel{\text{def}}{=} \mathbb{N} \mapsto SeqEl.$$

Not all execution sequence generated by an external oracle are suitable for our needs. Sequences that we are interested in must guarantee liveness of a processor and all devices. The processor or device liveness means that for any position in an execution sequence the processor or device eventually makes a step. Next, at any position where a device makes a step, an external input exactly for this device type must be delivered. Formally, an execution sequence seq is called valid, if (i) it is live with respect to the processor and all devices, i.e., for any position in the sequence there are positions further in the sequence at which the processor and devices make a step, and (ii) the devices inputs are well-typed, i.e., for any position n in the sequence where a device makes a step, an external input which matches that device type is delivered:

$$\begin{aligned} seq_{\checkmark}(seq, c_{DS}) &\stackrel{\text{def}}{=} \forall n : \exists i : n < i \wedge seq(i) = Proc \\ &\wedge \forall dn, n : \exists i, efi_{GD} : n < i \wedge seq(i) = Dev(dn, efi_{GD}) \\ &\wedge \forall n : seq(n) = Dev(dn, efi_{GD}) \\ &\longrightarrow is-efi-match-dev(c_{DS}(dn), efi_{GD}). \end{aligned}$$

Next, we introduce two functions in order to separate computations of the processor and the devices system.

Definition 3.17 (Processor step numbers) Let seq be an execution sequence and let T be a number of steps of a combined system. The function

$$proc-steps :: Seq \times \mathbb{N} \mapsto \mathbb{N}$$

examines an execution sequence prefix of length T and returns the number of processor steps in it:

$$proc-steps(seq, T) \stackrel{\text{def}}{=} \begin{cases} 0 & \text{if } T = 0 \\ proc-steps(seq, T-1) + 1 & \text{if } seq(T-1) = Proc . \\ proc-steps(seq, T-1) & \text{otherwise} \end{cases}$$

Isabelle: `VAMPisaDevices/dlxifspec_dev_hd.proc_step_number`

Definition 3.18 (Devices inputs filter) Let seq be an execution sequence, let did be a device number, and let T be a number of steps of a combined system. The function

$$dev-input :: Seq \times Devnum \times \mathbb{N} \mapsto Eifi_{DEV}^*$$

examines an execution sequence prefix of length T and returns a list of inputs corresponding to the device with number did :

$$dev-input(seq, did, T) \stackrel{\text{def}}{=} \begin{cases} [] & \text{if } T = 0 \\ dev-input(seq, did, T-1) \circ [eifi_{GD}] & \text{if } seq(T-1) = Dev(did, eifi_{GD}) . \\ dev-input(seq, did, T-1) & \text{otherwise} \end{cases}$$

Isabelle: `VAMPisaDevices/dlxifspec_dev_hd.dev_step_times`

Note that, the length of this list gives us the number of steps for particular device.

Non-Interference of Devices

As defined in the end of Section 3.3 devices may take transitions triggered by the processor they interact with or by the external environment. As long as devices take steps triggered only by the external environment it is possible to split a computation of the combined system into two independent execution sequences of the processor and of the devices system. This allows us to reason about the processor computation separately and then exploit the result of such reasoning in order to describe the computation of the whole combined system.

In order to formalize this idea we define a predicate that compares two configurations of devices systems c_{DS} and c'_{DS} and determines whether c'_{DS} is obtained from c_{DS} by taking only external steps. The execution is guided by an execution sequence which contains also processor steps.

Definition 3.19 (Non-interference of devices) Let c_{DS} and c'_{DS} be configurations of a devices system, let seq be an execution sequence, and let T be a number of steps. The predicate

$$non-interf-dev :: C_{DS} \times C_{DS} \times Seq \times \mathbb{N} \mapsto \mathbb{B}$$

checks whether the configuration of the devices system c'_{DS} is obtained from the configuration c_{DS} by executing independently all devices steps contained in the prefix of the sequence seq of length T :

$$\begin{aligned} non\text{-}interf\text{-}dev(c_{DS}, c'_{DS}, seq, T) &\stackrel{\text{def}}{=} \forall did : c'_{DS}(did) = \delta_{GD}^*(c_{DS}(did), \\ &\quad \varepsilon\text{-}mif_{\mathbb{N}}^{|dev\text{-}input(seq, did, T)|}, \\ &\quad dev\text{-}input(seq, did, T)).dev \end{aligned}$$

Isabelle: `VAMPisaDevices/dlxifspec.dev_hd`

Memory Mapping for Devices.

To access devices we map devices ports to some memory region. We define the constant

$$DEVICES_BORDER \stackrel{\text{def}}{=} \langle 1^{17}0^{15} \rangle$$

which partitions the VAMP assembly memory into two parts: normal memory with the addresses below this constant and devices region with the addresses above this constant. The next two predicates help us to find out to which part an address a belongs:

$$is\text{-}mem\text{-}addr(a) \stackrel{\text{def}}{=} a < DEVICES_BORDER,$$

$$is\text{-}dev\text{-}addr(a) \stackrel{\text{def}}{=} a \geq DEVICES_BORDER.$$

Semantics of combined systems distinguishes whether the processor accesses some device by executing a load or store instruction with an effective address which belongs to devices ports. Let a be a device address represented by a bit vector, i.e., $a[31 : 15] = 1^{17}$. The corresponding device identifier is encoded by the bits from 14 to 12

$$\langle a \rangle_{Devnum} \stackrel{\text{def}}{=} \langle a[14 : 12] \rangle.$$

The following bits (from 11 to 2) denote the port number $\langle a[11 : 2] \rangle$. To couple a processor with a devices system we also need to slightly adjust the semantics of memory access instructions.

3.4.2 VAMP ISA with Devices

Combined systems which use the VAMP ISA model as the processor are referred to as *VAMP ISA with devices* or *VAMP ISA combined systems*.

Configurations

Configurations c_{ISA+DS} of VAMP ISA with devices are represented with the record C_{ISA+DS} which has two fields:

- the processor $c_{ISA+DS}.cpu :: C_{ISA}$, and
- the devices system $c_{ISA+DS}.devs :: C_{DS}$.

Semantics

First of all, we need to adapt the interrupts definitions. Since we have two memory parts, it has to be guaranteed that page tables and the fetched instruction do not lie behind `DEVICES_BORDER`. We extend the instruction page fault predicate with a condition that an interrupt occurs if the fetch address or, in case of user mode, the corresponding page table entry address, belongs to the devices range. For load/store we allow the accessed address to point to a device port only if the memory operation has the width of a word.

To distinguish between devices access and normal instruction computations we introduce the predicate $is-dev-acc_{ISA}(c_{ISA})$ which holds in case a load word or a store word instruction takes place with the effective address corresponding to a device port, denoted by $is-dev-addr(\langle ea(c_{ISA}) \rangle)$. In case a device access takes place appropriate memory interface inputs have to be generated by the processor. This is done by means of the function

$$make-mifi_{ISA} :: C_{ISA} \mapsto Mifi_{Bv},$$

which distinguishes cases for read and write instructions. The reader can consult `VAMPisa/dlxifspec.make_mifi` for the definition in Isabelle.

Semantics of load and store instructions is slightly adjusted in case a device access takes place. Load instructions save the memory interface output in the destination general purpose register. Store instructions simply increase program counters in this case — data which has to be written to a devices is stored in the memory interface input. Thus, we extend the signature of the VAMP ISA transition function with a memory interface output:

$$\delta_{ISA} :: C_{ISA} \times Bv \times Mifo_{Bv} \mapsto C_{ISA}.$$

Transition Function

The transition function of the VAMP ISA with devices model

$$\delta_{ISA+DS} :: \mathbb{N} \times C_{ISA+DS} \times Seq \mapsto C_{ISA+DS}$$

takes as arguments a number of steps T to be executed, an ISA combined system configuration c_{ISA+DS} , and an execution sequence seq together with external inputs. The step function is defined by induction on the step numbers T . For $T = 0$ we have:

$$\delta_{ISA+DS}^0(c_{ISA+DS}, seq) \stackrel{\text{def}}{=} c_{ISA+DS}.$$

In the definition for the step $T + 1$, first we perform T steps of system:

$$(c_{ISA}^T, c_{DS}^T) = \delta_{ISA+DS}^T(c_{ISA+DS}, seq),$$

then, depending on the current sequence element $s = seq(T)$ the definition for the step $T + 1$ distinguishes three cases:

- the processor makes a device access: the new states c_{ISA}^{T+1} and c_{DS}^{T+1} of both the processor and the devices system (internal step) are computed,
- the processor makes a step without a device access: only the processor new state c_{ISA}^{T+1} is generated, and
- the devices system makes a step triggered by the external environment (external step): only the new state c_{DS}^{T+1} of the devices system is generated.

Formally:

$$\delta_{\text{ISA+DS}}^{T+1}(c_{\text{ISA+DS}}, seq) \stackrel{\text{def}}{=} \left\{ \begin{array}{ll} (c_{\text{ISA}}^{T+1}, c_{\text{DS}}^{T+1}) & \text{if } s = \textit{Proc} \\ & \wedge \textit{is-dev-acc}_{\text{ISA}}(c_{\text{ISA}}^T) \\ & \wedge (c_{\text{DS}}^{T+1}, mifo) = \delta_{\text{DS}}^{\text{INT.Bv}}(c_{\text{DS}}^T, \textit{make-mifi}_{\text{ISA}}(c_{\text{ISA}}^T)) \\ & \wedge c_{\text{ISA}}^{T+1} = \delta_{\text{ISA}}(c_{\text{ISA}}^T, \textit{intr-dev-bv}(c_{\text{DS}}^T, mifo)) \\ (c_{\text{ISA}}^{T+1}, c_{\text{DS}}^T) & \text{if } s = \textit{Proc} \\ & \wedge \neg \textit{is-dev-acc}_{\text{ISA}}(c_{\text{ISA}}^T) \\ & \wedge c_{\text{ISA}}^{T+1} = \delta_{\text{ISA}}(c_{\text{ISA}}^T, \textit{intr-dev-bv}(c_{\text{DS}}^T, \varepsilon\text{-mifo}_{\text{Bv}})) \\ (c_{\text{ISA}}^T, c_{\text{DS}}^{T+1}) & \text{if } s = \textit{Dev}(did, eifi) \\ & \wedge c_{\text{DS}}^{T+1} = \delta_{\text{DS}}^{\text{EXT}}(c_{\text{DS}}^T, did, eifi) \end{array} \right. .$$

3.4.3 VAMP Assembly with Devices

We call combined systems that have the processor component instantiated with the VAMP assembly model *VAMP assembly with devices* or *VAMP assembly combined systems*.

Configurations

Configurations $c_{\text{ASM+DS}}$ of VAMP assembly with devices are represented with records $C_{\text{ASM+DS}}$. The record has two fields:

- the processor $c_{\text{ASM+DS}}.\textit{cpu} :: C_{\text{ASM}}$, and
- the devices system $c_{\text{ASM+DS}}.\textit{devs} :: C_{\text{DS}}$.

Semantics

Semantics of the VAMP assembly with devices model distinguishes whether a processor access devices or not in the same fashion as VAMP ISA combined systems do. The predicate $\textit{is-dev-acc}_{\text{ASM}}(c_{\text{ASM}})$ evaluates to true in case the address of memory access belongs to the devices range. In order to handle processor-devices interaction a memory interface input to devices is generated by means of the function

$$\textit{make-mifi}_{\text{ASM}} :: C_{\text{ASM}} \mapsto \textit{Mifi}_{\mathbb{N}}$$

formally defined in Isabelle under `VAMPasmDevices/VAMPasmDevices.make_mifi`.

Modifications in the semantics of load and store instructions are done in the same fashion as for VAMP ISA. However, we do not adapt the existing VAMP assembly model, but create another one with the transition function:

$$\delta_{\text{ASM-dev}} :: C_{\text{ASM}} \times \textit{Mifo}_{\mathbb{N}} \mapsto C_{\text{ASM}}.$$

Transition Function

The transition function for several steps of the model VAMP assembly with devices

$$\delta_{\text{ASM+DS}} :: \mathbb{N} \times C_{\text{ASM+DS}} \times Seq \mapsto C_{\text{ASM+DS}}$$

performs n steps guided by an execution sequence seq starting from a given configuration c_{ASM+DS} and yields an updated configuration of the VAMP assembly with devices. It is defined inductively over the step number. For $n = 0$ we have:

$$\delta_{ASM+DS}^0(c_{ASM+DS}, seq) \stackrel{\text{def}}{=} c_{ASM+DS}.$$

In the definition for the step $n + 1$, first we perform n steps of the system:

$$(c_{ASM}^n, c_{DS}^n) = \delta_{ASM+DS}^n(c_{ASM+DS}, seq).$$

Then, depending on $s = seq(n + 1)$ as well as whether a device access, denoted by $is-dev-acc_{ASM}(c_{ASM+DS}.cpu)$, takes place the function distinguishes the three following cases:

- the processor attempts a device access, and hence new configurations c_{ASM}^{n+1} and c_{DS}^{n+1} of the processor and the devices systems, respectively, are computed,
- the process makes a step which does not access any device: only the new configuration c_{ASM}^{n+1} of the processor is computed, and
- some device performs a transition, therefore only the updated configuration c_{DS}^{n+1} is obtained.

Formally:

$$\delta_{ASM+DS}^{n+1}(c_{ASM+DS}, seq) \stackrel{\text{def}}{=} \begin{cases} (c_{ASM}^{n+1}, c_{DS}^{n+1}) & \text{if } s = \textit{Proc} \\ & \wedge is-dev-acc_{ASM}(c_{ASM}^n) \\ & \wedge (c_{DS}^{n+1}, mifo) = \delta_{DS}^{INT.N}(c_{DS}, make-mifo_{ASM}(c_{ASM}^n)) \\ & \wedge c_{ASM}^{n+1} = \delta_{ASM-dev}(c_{ASM}, mifo) \\ (c_{ASM}^{n+1}, c_{DS}^n) & \text{if } s = \textit{Proc} \\ & \wedge \neg is-dev-acc_{ASM}(c_{ASM}^n) \\ & \wedge c_{ASM}^{n+1} = \delta_{ASM-dev}(c_{ASM}, \varepsilon-mifo_N) \\ (c_{ASM}^n, c_{DS}^{n+1}) & \text{if } s = \textit{Dev}(did, eifi) \\ & \wedge c_{DS}^{n+1} = \delta_{DS}^{EXT}(c_{DS}^n, did, eifi) \end{cases}.$$

3.5 C0 Programming Language

In this section we present an overview of C0, a type-safe garbage-collected dialect of C without pointer arithmetic. C0 was designed within Verisoft as a compromise between two orthogonal issues: the language has to be powerful enough to allow implementation of systems software while having clean formal semantics making verification of this software feasible. As systems software, and microkernels in particular, may access hardware resources beyond visibility of the C0 language, e.g., processor's registers, we extend C0 with an inline assembly statement referring to the resulting language as C0_A. We start the section by introducing main features of C0 as well as its limitations compared to standard C. We present formalization of C0 programs and show how their computations are model by the C0 small-step semantics. The most complete reference to the C0 language and its small-step semantics is the thesis of Leinenbach [66]. In this section we introduce a relatively detailed formalism for C0 programs and configurations because it is necessary for correctness theorems of CVM. The semantics is, however, described without many peculiarities.

3.5.1 Overview

The C0 programming language is a restricted version of ANSI C [1]. The C0 concrete syntax and visibility rules for variables are very similar to standard C. Operational semantics, though, is similar to Pascal. The major restrictions are:

- no initialization during declarations, except for a constant declaration,
- no side-effects inside expressions,
- no function calls inside expressions,
- the size of arrays is fixed at the compile time,
- no variable declarations in functions after the first statement,
- only one return statement which is the last control command in each function,
- no pointer arithmetic,
- no pointers to local variables,
- no pointers to functions,
- no void pointers, i.e. all pointers are typed.

The built-in type system of C0 is limited to four basic types, namely:

- 32-bit signed integers: `int` = $\{-2^{31}, \dots, 2^{31} - 1\}$,
- 32-bit unsigned integers: `unsigned int` = $\{0, \dots, 2^{32} - 1\}$,
- booleans: `bool` = $\{\text{true}, \text{false}\}$, and
- 8-bit signed integers: `char` = $\{-128, \dots, 127\}$.

Based on these simple types one can construct complex types:

- typed pointers: `ty *x;`,
- arrays: `ty a[size];` and
- structures: `struct ty_1 ty_2 data;`.

The statements allowed in C0 language are:

- Assignment: `l = expr;`
Besides elementary types and structures C0 allows assignment of array values, which is not possible in standard C.
- Loop: `while (cond) { stmts }`
- Conditional: `if (cond) { stmts_1 } else { stmts_2 }`
- Function call: `l = foo(expr_1, ..., expr_n);`
Recursion is supported.
- Return: `return expr;`

- Allocation of dynamic memory: `l = new(typ);`
There is no statement for deallocation of memory. Instead a garbage collector is supposed to be used. However, in a microkernel we do not use it because memory deallocation is not needed.
- Inline assembly statement: `asm (instr_1, ..., instr_n);`

3.5.2 C0 Programs

A C0 program is identified by three entities:

- *the type environment*, a table which stores information about types used in the program,
- *the function table* which stores information about functions of the program, namely their parameters, types of return values, and statements constituting their bodies, and
- *the global symbol table* which stores names of program's global variables together with their types.

We formalize these concepts in the following order. We start with type environments. As function bodies constitute C0 statements which themselves use C0 expressions we need to formalize these two notions first in order to define a formal notion of a function. We define symbol tables which are lists of variables, like function parameter lists or global variables list. Having this we define function tables and conclude by defining the overall type for C0 programs.

Type Environments

C0 types are formalized by the following inductive data type

$$\begin{aligned}
 Ty \stackrel{\text{def}}{=} & \text{bool}_T \\
 & | \text{int}_T \\
 & | \text{char}_T \\
 & | \text{unsgnd}_T \\
 & | \text{ptr}_T(\mathbb{S}) \\
 & | \text{null}_T \\
 & | \text{arr}_T(\mathbb{N} \times Ty) \\
 & | \text{str}_T((\mathbb{S} \times Ty)^*).
 \end{aligned}$$

A structural type is constructed from a list of pairs representing names of its components cn_i together with their types ty_i : $\text{str}_T([(cn_0, ty_0), \dots, (cn_n, ty_n)])$. For each structure element we will use the notation $.sfn$ to access the field's name and $.ty$ for its type. An array type is defined by the array size n and types of its elements ty' : $\text{arr}_T(n, ty')$. The parameter of a pointer type is the name of type tn it points to: $\text{ptr}_T(tn)$.

We call a type ty elementary, denoted by $is\text{-}elem_t(ty)$, if ty is not a structural or an array type. The size of a type is computed by the following function ([66, Definition 4.1]):

$$size_t :: Ty \mapsto \mathbb{N},$$

$$size_t(ty) \stackrel{\text{def}}{=} \begin{cases} 1 & \text{if } is_elem_t(ty) \\ n \cdot size_t(ty') & \text{if } ty = arr_T(n, ty') \\ \sum_{j=0}^{|sn|-1} size_t(sn[j].ty) & \text{if } ty = str_T(sn) \end{cases}$$

A type environment (also called a type table) te is a list of pairs (tn, td) consisting of type names and types. Formally, type environments are instances of the type

$$Tenv \stackrel{\text{def}}{=} (\mathbb{S} \times Ty)^*.$$

Expressions

The most basic unit of C0 expressions are literals, i.e., symbols like “1”, “A”, or “true”. Literals are modeled by the inductive data type Lit which has one constructor for each of the four C0 basic types and an additional constructor for null pointer literals. All constructors for the basic types have a single parameter of the corresponding type which denotes their value. Formally:

$$Lit \stackrel{\text{def}}{=} bool(\mathbb{B}) \mid int(\mathbb{Z}) \mid unsngnd(\mathbb{N}) \mid char(\mathbb{Z}) \mid null.$$

The abstract data type $Expr$ formalizes C0 expressions:

$$\begin{aligned} Expr \stackrel{\text{def}}{=} & \quad lit(Lit) \\ & \mid var(\mathbb{S}) \\ & \mid arr(Expr \times Expr) \\ & \mid str(Expr \times \mathbb{S}) \\ & \mid bin_op(BinOp \times Expr \times Expr) \\ & \mid lazy_bin_op(LazyOp \times Expr \times Expr) \\ & \mid un_op(UnOp \times Expr) \\ & \mid addr_of(Expr) \\ & \mid deref(Expr). \end{aligned}$$

The first two cases construct a literal expression $lit(l)$ and a variable access expression $var(vn)$ from a literal l and a variable name vn , respectively. The constructor $arr(e, i)$ is used to access an array expression e at an index i which is an expression itself. A structural expression e is accessed at the component with a name vn by means of the expression $str(e, vn)$. Two expressions e_1 and e_2 connected together with a binary operator $bop :: BinOp$ or a lazy binary operator $lop :: LazyOp$ form expressions $bin_op(bop, e_1, e_2)$ and $lazy_bin_op(lop, e_1, e_2)$, respectively. The expression for a unary operator $uop :: UnOp$ applied to an expression e is $un_op(uop, e)$. Binary, lazy binary, and unary operators supported by C0 are listed in tables 4.2–4.4 of Leinenbach’s thesis [66]. The last two constructors are used for the address-of operation and dereference.

Statements

Statements in the C0 small-step semantics are annotated with unique statement identifiers represented by natural numbers. This information is used to determine the place of each statement in C0 programs. Statement identifiers will be denoted by sid , possibly with subscript indices.

We model statements with the following abstract data type:

$$\begin{aligned}
\text{Stmt} &\stackrel{\text{def}}{=} \text{skip} \\
&| \text{comp}(\text{Stmt} \times \text{Stmt}) \\
&| \text{ass}(\text{Expr} \times \text{Expr} \times \mathbb{N}) \\
&| \text{pAlloc}(\text{Expr} \times \mathbb{S} \times \mathbb{N}) \\
&| \text{ifte}(\text{Expr} \times \text{Stmt} \times \text{Stmt} \times \mathbb{N}) \\
&| \text{loop}(\text{Expr} \times \text{Stmt} \times \mathbb{N}) \\
&| \text{sCall}(\mathbb{S} \times \mathbb{S} \times \text{Expr}^* \times \mathbb{N}) \\
&| \text{esCall}(\mathbb{S} \times \mathbb{S} \times \text{Expr}^* \times \mathbb{N}) \\
&| \text{xCall}(\mathbb{S} \times \text{Expr}^* \times \text{Expr}^* \times \mathbb{N}) \\
&| \text{return}(\text{Expr} \times \mathbb{N}).
\end{aligned}$$

C0_A programs additionally have an assembly statement with the constructor:

$$\text{asm}(\text{Instr}^* \times \mathbb{N}).$$

The empty statement is denoted *skip* and the sequential composition of two statements s and s' is $\text{comp}(s, s')$. These two statements are called structural and are not tagged with statement identifiers. For a compositional statement we define functions

$$\text{left-stmt}(\text{comp}(s_1, s_2)) \stackrel{\text{def}}{=} s_1 \quad \text{right-stmt}(\text{comp}(s_1, s_2)) \stackrel{\text{def}}{=} s_2$$

to get the left and the right parts of the statement, respectively.

The assignment statement $\text{ass}(e, e', \text{sid})$ assigns the expression e the value of the expression e' . Dynamic memory allocation for a type ty is done by the statement $\text{pAlloc}(ty, e, \text{sid})$ which assigns the expression e the pointer to the newly allocated memory.

The conditional statement $\text{ifte}(e, s, s', \text{sid})$ executes either the statement s or s' depending on the value of the expression e . While loops are modeled by the statement $\text{loop}(e, s, \text{sid})$ which executes the loop body s while the boolean expression e holds.

Functions calls come in three flavors in the C0 small-step semantics. A normal call to a function with a name fn and parameters e_1 to e_n are represented by the statement $\text{sCall}(vn, fn, [e_1, \dots, e_n], \text{sid})$. On termination of the function its return value is stored in the variable of name vn . An external call to an only declared function fn is modeled by the statement $\text{esCall}(vn, fn, [e_1, \dots, e_n], \text{sid})$. An extended call, or an x-call, to the function of name fn is represented by the statement $\text{xCall}(fn, [e_1, \dots, e_n], [e'_1, \dots, e'_m], \text{sid})$ where e_i are expressions denoting the parts of the C0 state that can be changed by the x-call, and e'_i are expressions that are used as its input parameters. For a normal call $s = \text{sCall}(vn, fn, el, \text{sid})$ and an external call $s = \text{esCall}(vn, fn, el, \text{sid})$ we define several functions

$$\text{called-func}(s) \stackrel{\text{def}}{=} fn \quad \text{param-list}(s) \stackrel{\text{def}}{=} el \quad \text{l-var}(s) \stackrel{\text{def}}{=} vn,$$

which extract parts of the callee's signature: (i) the name of the called function, (ii) the list of callee's parameters, and (iii) the name of the left-hand side variable.

Return statements with a return expression e are modeled by $\text{return}(e, \text{sid})$.

Finally, assembly statements $\text{asm}(il, \text{sid})$ receive as a parameter a list il of VAMP assembly instructions which has to be executed.

For each statement constructor we define a predicate which tests whether a statement s is constructed by this particular constructor. For instance this definition for the case of the return statement is:

$$is\text{-}return(s) \stackrel{\text{def}}{=} \exists e, sid : s = \text{return}(e, sid).$$

Next, we define several functions over C0 statements. Observe that compositional statements define a binary tree of the statements they compose. Sometimes it is not convenient to work with such trees — therefore, we define a more suitable representation of statement composition. The function $s2l :: Stmt \mapsto Stmt^*$ takes a statement s as an argument and, in case s is a compositional statement $comp(s_1, s_2)$, flattens it into a list of statements by means of a left-side tree traversal:

$$s2l(comp(s_1, s_2)) \stackrel{\text{def}}{=} s2l(s_1) \circ s2l(s_2).$$

For all other statements we define the list construction $s2l(s) \stackrel{\text{def}}{=} [s]$. A version of the function that additionally ignores empty statements is $s2l_{ns} :: Stmt \mapsto Stmt^*$: the definition differs only in case of the *skip* statement:

$$s2l_{ns}(skip) \stackrel{\text{def}}{=} [].$$

The number of top-level return statements in a list of statements is computed by the function $\#ret_{top} :: Stmt^* \mapsto \mathbb{N}$:

$$\#ret_{top}(sl) \stackrel{\text{def}}{=} \begin{cases} 0 & \text{if } sl = [] \\ \#ret_{top}(t) + 1 & \text{if } sl = [h] \circ t \wedge is\text{-}return(h) . \\ \#ret_{top}(t) & \text{otherwise} \end{cases}$$

Note, that this function is not recursive for loop and conditional statements.

Function Tables

We call a list of variable names together with their types a *symbol table*. Symbol tables are modeled with the type

$$Symtable \stackrel{\text{def}}{=} (\mathbb{S} \times Ty)^*.$$

For each element of a symbol table we will use the notation $.vn$ to access the variable name and $.ty$ for its type.

Information about a single C0 function is stored in a record of the type *Func*. Instances f of this type have four components:

- $f.body :: Stmt$: the body of the function,
- $f.params :: Symtable$: the list of function parameters,
- $f.rtype :: Ty$: the return type of the function, and
- $f.lvars :: Symtable$: the list of local variables of the function.

The symbol table for a particular function is constructed as a concatenation of its parameters and local variables:

$$st_{fun} :: Func \mapsto Symtable,$$

$$st_{\text{fun}}(f) \stackrel{\text{def}}{=} f.params \circ f.lvars.$$

A *function table* is a list of pairs (fn, fd) constituting a function name and a function definition modeled by the record *Func*. Formally, we represent function tables with the type

$$Func\text{table} \stackrel{\text{def}}{=} (\mathbb{S} \times Func)^*.$$

Programs

C0 programs are defined by their type environments, function tables, and symbol tables of global variables. Thus, we represent C0 programs with the type Π_{C0} , whose elements π are records with three components:

- $\pi.te :: Tenv$: the type environment containing all new types defined in the program,
- $\pi.ft :: Func\text{table}$: the function table containing function names and definitions, and
- $\pi.gst :: Sym\text{table}$: the table of global variables.

3.5.3 Translatable C0 Programs

C0 programs are subject to compilation into VAMP assembly. The code generation algorithm designed in Verisoft does not work with arbitrary C0 programs. For instance if a program contains an expression which uses too many registers the code generation will not work. Therefore, a number of restrictions are imposed on expressions, statements, and programs such that:

- the generated code respects the necessary requirements to the size of immediate operands, and
- there are sufficiently many free VAMP assembly registers to evaluate the expressions.

C0 programs that fulfill these properties are called *translatable*.

Leinenbach formalizes this notion in Section 7.6 of his thesis [66] by defining the set $xl\text{tbl}_{\text{prog}}$ of C0 programs which obey the above condition. We omit formalization here — for details the reader should examine Definition 7.41 of [66]. Formally we will denote that a program π is translatable by:

$$\pi \in xl\text{tbl}_{\text{prog}}.$$

3.5.4 C0 Small-Step Semantics Configurations

Run-time information about execution of C0 programs is stored in C0 small-step semantics configurations. These configurations have two components:

- the memory configuration which stores information about C0 variables and their values, and
- the program rest which contains statements which still have to be executed.

C0 small-step semantics configurations are also called *C0 machines*.

Memory Configuration

C0 memory configuration has three parts for storing global, heap, and local variables together with return destinations. Each part is defined by the corresponding memory frames. Local variables correspond to a list of memory frames where each item defines variables together with their values of the function call stack. Before introducing memory frames and memory configurations formally we consider a notion of *generalized variables*.

Generalized variables. The pointers in the C0 small-step semantics are represented with the help of generalized variables or shortly g-variables. G-variables are modeled with the following inductive data type:

$$\begin{aligned} Gvar \stackrel{\text{def}}{=} & \quad gvar_{\text{gm}}(\mathbb{S}) \\ & | \quad gvar_{\text{lm}}(\mathbb{N} \times \mathbb{S}) \\ & | \quad gvar_{\text{hm}}(\mathbb{N}) \\ & | \quad gvar_{\text{arr}}(Gvar, \mathbb{N}) \\ & | \quad gvar_{\text{str}}(Gvar, \mathbb{S}). \end{aligned}$$

Three base cases of g-variables represent a global variable with the name vn : $gvar_{\text{gm}}(vn)$, a local variable of name vn in the i -th local memory frame: $gvar_{\text{lm}}(i, vn)$, and a nameless heap variable identified by its number i : $gvar_{\text{hm}}(i)$. The inductive cases comprise constructors for array and structural g-variables. If g is a g-variable of an array type then the i -th array element $gvar_{\text{arr}}(g, i)$ is a g-variable as well. If g is a structural g-variable then a component $gvar_{\text{str}}(g, cn)$ with the name cn is also a g-variable.

Memory cells. An explicit, flat memory model which stores memory contents as a mapping from addresses represented by natural numbers to memory cells is used in the C0 small-step semantics. A single memory cell stores the values of a variable of an elementary type. Values of aggregate types are stored consecutively as sequences of memory cells. We model memory cells by the following data type with one constructor per elementary type:

$$Mcell \stackrel{\text{def}}{=} int(\mathbb{Z}) \mid nat(\mathbb{N}) \mid char(\mathbb{Z}) \mid bool(\mathbb{B}) \mid ptr(Gvar_{\perp}).$$

Pointers are represented by generalized variable type extended with a $\perp$ -state denoting null pointers.

In order to get the value from a memory cell we use the following conversion functions:

$$\begin{aligned} m2b(bool(b)) & \stackrel{\text{def}}{=} b, \\ m2u(nat(n)) & \stackrel{\text{def}}{=} n, \\ m2i(int(i)) & \stackrel{\text{def}}{=} i, \\ m2ch(char(ch)) & \stackrel{\text{def}}{=} ch, \\ m2p(ptr(p)) & \stackrel{\text{def}}{=} p. \end{aligned}$$

Memory frames. A memory frame $m :: Mframe$ is a record with three components:

- the content of the memory frame: $m.ct :: \mathbb{N} \mapsto Mcell$,

- the symbol table $m.st :: Symtable$, a list of all variables of the memory frame together with their types, and
- the set of variables which are already initialized: $m.init :: 2^{\mathbb{S}}$.

Memory configuration. A memory configuration $mc :: Memconf$ is a record with three components:

- the global memory frame $mc.gm :: Mframe$,
- the list of memory frames and g-variables representing a stack of local memories $mc.lm :: (Mframe \times Gvar)^*$ — each memory frame $mc.lm[i].mfr$ stores the values of local variables and each g-variable $mc.lm[i].res$ stores the return destination of a stack frame, and
- the heap memory frame $mc.hm :: Mframe$.

Note, that the symbol table of a heap memory frame has empty identifiers because heap variables are nameless. Moreover, the set of initialized variables is empty, but all heap variables are initialized during their allocation.

The local memory frames list grows as a new frame is inserted at its beginning. Hence, the i -th allocated frame is counted starting from the end. We introduce the following notation for local memory frame access:

$$lm[i] \stackrel{\text{def}}{=} lm[|lm| - 1 - i].$$

We define the top local memory frame of a memory configuration mc and the top result variable as

$$lm_{\text{top}}(mc) \stackrel{\text{def}}{=} mc.lm[|mc.lm| - 1].mfr = mc.lm[0].mfr,$$

$$res_{\text{top}}(mc) \stackrel{\text{def}}{=} mc.lm[|mc.lm| - 1].res = mc.lm[0].res.$$

Top local, global, and heap symbol tables are extracted by means of the following functions:

$$\begin{aligned} lst_{\text{top}}(mc) &\stackrel{\text{def}}{=} lm_{\text{top}}(mc).st, \\ gst(mc) &\stackrel{\text{def}}{=} mc.gm.st, \\ hst(mc) &\stackrel{\text{def}}{=} mc.hm.st. \end{aligned}$$

Symbol configuration. Sometimes in this thesis we are not interested in the memory content and thus do not need the complete memory configuration. For some special needs it suffices to have only symbol tables of all memory frames. For this we introduce a concept of *symbol configurations* which are records $sc :: Symconf$ which are records with three components:

- $sc.gst :: Symtable$: the symbol table of the global memory frame,
- $sc.lst :: Symtable^*$: the list of symbol tables for the stack of local memories, and
- $sc.hst :: Symtable$: the symbol table of the heap memory frame.

Extraction of the symbol configuration from a memory configuration mc is done with the function $sc(mc)$.

Program Rest

The program rest remembers statements which still have to be executed. Initialized with the body of the main function it grows or shrinks depending on the execution of the program. Formally, the program rest is an instance of the type *Stmt*.

Configuration

Having formal definitions of the C0 memory configuration and the program rest we can define the C0 small-step configurations. Configurations c_{C0} are modeled with the record C_{C0} which has two components:

- the memory configuration $c_{C0}.mem :: Memconf$, and
- the program rest $c_{C0}.prog :: Stmt$.

Occasionally, we will need a version of C0 configuration which additionally encapsulates a respective C0 program. We extend the type for C0 configuration as follows:

$$c_{C0} :: C_{C0}^{mono} \stackrel{\text{def}}{=} (te, ft, mem, prog)$$

and call the result *monolithic C0 configurations*. Note that while a type table and a function table are explicitly inserted in the record, the global symbol table is already included in the global memory frame.

The current statement of a C0 configuration. For a C0 small-step semantics configuration c_{C0} let the following function extracts the statement that has to be currently executed:

$$stmt(c_{C0}) \stackrel{\text{def}}{=} s2l(c_{C0}.prog)[0]$$

3.5.5 Initial Configuration

C0 initial configuration defines the default values of all its component. In this work we do not need a complete formal definition of C0 initial configuration. We restrict ourselves to definitions of initial global and heap memory frames.

The function $init_{val} :: Ty \mapsto Mcell^*$ defines initial values for all C0 types by structural induction. Numeric types have zero as the initial value, the boolean type is initialized with the *false* constant *F*, and pointers with a null pointer. Array elements and structure components are initialized with default values of the corresponding types. For formulas consult Definition 4.28 of [66].

The function $init_{st} :: Symtable \mapsto Mcell^*$ computes the initialized content for a given symbol table by concatenating default values of all its variables:

$$init_{st}(st) \stackrel{\text{def}}{=} \begin{cases} [] & \text{if } st = [] \\ init_{val}(ty) \circ init_{st}(st') & \text{if } st = (vn, ty) \circ st' \end{cases}$$

The function $init_{ct} :: Symtable \mapsto (\mathbb{N} \mapsto Mcell)$ converts such list into memory content:

$$init_{ct}(st)(i) = init_{st}(st)[i]$$

Finally, the function $init_{vars} :: Mframe \mapsto Mframe$ initializes all variables of a given memory frame. The obtained memory frame $m' = init_{vars}(m)$ has the initialized content,

and all variables of the memory frame are added to the set of initialized variables:

$$\begin{aligned} m'.ct &= \text{init}_{\text{ct}}(m.st), \\ m'.init &= \text{vns}(m.st), \end{aligned}$$

where the function $\text{vns} :: \text{Symtable} \mapsto 2^{\mathbb{S}}$ collects names of the variables from the symbol table into a set:

$$\text{vns}(st) \stackrel{\text{def}}{=} \{x : \exists i : st[i].vn = x\}.$$

Initial memory frame for a symbol table st is computed with the function $\text{init}_{\text{mem}} :: \text{Symtable} \mapsto \text{Mframe}$, such that $\text{init}_{\text{mem}}(st) = m$ where

$$\begin{aligned} m.st &= st, \\ m.init &= \emptyset. \end{aligned}$$

The content component is undefined.

Having this, the initial value of a global memory frame is computed by the function

$$\text{init}_{\text{gm}}(gst) \stackrel{\text{def}}{=} \text{init}_{\text{vars}}(\text{init}_{\text{mem}}(gst)).$$

The initial value of a heap memory frame is a constant

$$\text{init}_{\text{hm}} \stackrel{\text{def}}{=} \text{init}_{\text{mem}}(\square).$$

3.5.6 Valid C0 Small-Step Semantics Configurations

The definitions presented in this section so far allow us to encode even absurd programs containing statements like `5=true;`. In order to distinguish rational programs from ridiculous ones a validity predicate over C0 configurations has to be introduced. Leinenbach defines such a predicate formally in Chapter 5 of his thesis [66]. Since description of this formal definition consumes about 30 pages we will not copy any details here, but rather present a bird's-eye view of the predicate.

A C0 small-step semantics configuration c_{C0} is valid with respect to a type name environment te and a function table ft if the following holds:

1. the function table ft is valid with respect to the global symbol table, denoted by $ft \in \text{valid}_{\text{ft}}(te, \text{gst}(c_{\text{C0}}.mem))$,
2. the program rest of c_{C0} is valid,
3. the number of return statements in the program rest is less than the recursion depth of c_{C0} ,
4. the stack of c_{C0} is valid,
5. the type name environment of c_{C0} is valid, denoted by $te \in \text{valid}_{\text{tenv}}$,
6. the global symbol table of c_{C0} is valid, denoted by $\text{gst}(c_{\text{C0}}.mem) \in \text{valid}_{\text{st}}(te)$,
7. all local symbol tables of c_{C0} belong to some function in ft ,
8. all types of all heap variables are valid types,
9. all memory frames of c_{C0} are type correct, and

10. the return destinations of c_{C0} are valid.

These criteria define the set $C0\sqrt{(te, ft)}$ of valid C0 small-step semantics configurations. Formally this set is introduced in Definition 5.38 of Leinenbach’s thesis [66]. We denote that a configuration c_{C0} is valid by

$$c_{C0} \in C0\sqrt{(te, ft)}.$$

In spite of point 3, during verification we always need the fact that the number of return statements in the program rest is equal to the recursion depth minus one. So we extend the validity predicate $C0\sqrt{}$ with this condition, defining the predicate $C0'\sqrt{}$:

$$\begin{aligned} & c_{C0} \in C0\sqrt{(te, ft)} \\ \wedge \quad & \#ret_{top}(s2l(c_{C0}.prog)) + 1 = |c_{C0}.mem.lm| \\ \longrightarrow \quad & c_{C0} \in C0'\sqrt{(te, ft)}. \end{aligned}$$

Another important validity definition concerns g-variables. We say that a g-variable g is in the set of valid g-variables if it has a well-formed structure for a given symbol configuration sc ([66, Definition 5.19]):

$$g \in gvars\sqrt{(sc)}.$$

The set $reachable_g(mc)$ contains all reachable valid g-variables of memory configuration mc :

$$g \in reachable_g(mc).$$

3.5.7 Semantics

The transition function

$$\delta_{C0} :: Tenv \times Functable \times C_{C0} \mapsto C_{C0\perp}$$

of the C0 small-step semantics maps, with respect to a type environment te and a function table ft , a configuration c_{C0} to its successor configuration c'_{C0} , such that $\lfloor c'_{C0} \rfloor = \delta_{C0}(te, ft, c_{C0})$ or, in case of an error to $\perp$. The transition function is defined by induction on the program rest — thus, it distinguishes cases for each C0 statement.

Each case formalizes the statement’s functionality described in this section before. We omit the formal definition of transition function — the reader should consult pages 61–67 of Leinenbach’s thesis [66].

Leinenbach does not consider semantics of an external call statement *esCall*. External calls are introduced into C0 semantics in order model programs separated into several *modules*. These modules are C0 programs themselves where module M_1 invokes an external call *esCall*($vn, fn, [e_1, \dots, e_n], sid$) to a function of name fn which is only declared in M_1 and is implemented in a module M_2 . These two modules can be linked together on the source code level — see Section 6.2 for formal details on linking — in a single C0 programs which has no longer external calls. However, C0 small-step semantics does not forbid execution of modules, i.e., C0 programs with external call statements. The transition function δ_{C0} treats external call as a statement *skip*, however, the statement itself should be valid as a normal function call.

A multiple-step transition function

$$\delta_{C0} :: \mathbb{N} \times Tenv \times Functable \times C_{C0} \mapsto C_{C0\perp}$$

written $\delta_{C_0}^n(te, ft, c_{C_0})$ is defined by induction on n :

$$\begin{aligned}\delta_{C_0}^0(te, ft, c_{C_0}) &\stackrel{\text{def}}{=} \lfloor c_{C_0} \rfloor, \\ \delta_{C_0}^n(te, ft, c_{C_0}) &\stackrel{\text{def}}{=} \begin{cases} \delta_{C_0}(te, ft, c'_{C_0}) & \text{if } \delta_{C_0}^{n-1}(te, ft, c_{C_0}) = \lfloor c'_{C_0} \rfloor \\ \perp & \text{if } \delta_{C_0}^{n-1}(te, ft, c_{C_0}) = \perp \end{cases}.\end{aligned}$$

For a monolithic configuration $c_{C_0} :: C_{C_0}^{\text{mono}}$ we define a transition function with the help of a normal one:

$$\begin{aligned}\delta_{C_0}^{\text{mono}} :: C_{C_0}^{\text{mono}} &\mapsto C_{C_0\perp}^{\text{mono}}, \\ \delta_{C_0}^{\text{mono}}(c_{C_0}) &\stackrel{\text{def}}{=} \delta_{C_0}(c_{C_0}.te, c_{C_0}.ft, (c_{C_0}.mem, c_{C_0}.prog)).\end{aligned}$$

3.5.8 Evaluation

Additionally to the defined semantics we also need a number of functions that give us such data as the type information and the addresses of variables, and the values of variables and expressions. Below we copy some definitions for that from Leinenbach's thesis[66].

Variables. We define ([66, Definition 4.14]) the *type* of a variable vn in a given symbol table st as:

$$type_v(st, vn) \stackrel{\text{def}}{=} \begin{cases} ty & \text{if } st = [(vn, ty)] \circ st' \\ type_v(st', vn) & \text{if } st = [(vn', ty)] \circ st' \wedge vn' \neq vn. \\ A & \text{otherwise} \end{cases}$$

We define ([66, Definition 4.13]) the *base address* of a variable vn in a given symbol table st as:

$$ba_v(st, vn) \stackrel{\text{def}}{=} \begin{cases} 0 & \text{if } st = [(vn, ty)] \circ st' \\ size_t(ty) + ba_v(st', vn) & \text{if } st = [(vn', ty)] \circ st' \wedge vn' \neq vn. \\ A & \text{otherwise} \end{cases}$$

We define ([66, Definition 4.15]) the *type* of a g -variable as:

$$ty_g(sc, g) \stackrel{\text{def}}{=} \begin{cases} type_v(sc.gst, vn) & \text{if } g = gvar_{gm}(vn) \\ type_v(sc.lst[i], vn) & \text{if } g = gvar_{lm}(i, vn) \\ sc.hst[i].ty & \text{if } g = gvar_{hm}(i) \\ ty & \text{if } g = gvar_{arr}(G, i) \wedge ty_g(sc, G) = arr_T(ty, n) \\ type_v(c, sn) & \text{if } g = gvar_{str}(G, sn) \wedge ty_g(sc, G) = str_T(c) \end{cases}.$$

We define ([66, Definition 4.18]) the *base address* of a g -variable as:

$$ba_g(sc, g) \stackrel{\text{def}}{=} \begin{cases} ba_v(sc.gst, vn) & \text{if } g = gvar_{gm}(vn) \\ ba_v(sc.lst[i], vn) & \text{if } g = gvar_{lm}(i, vn) \\ \sum_{j=0}^{i-1} size_t(hst[j].ty) & \text{if } g = gvar_{hm}(i) \\ ba_g(sc, G) + i \cdot size_t(ty) & \text{if } g = gvar_{arr}(G, i) \wedge ty_g(sc, G) = arr_T(ty, n) \\ ba_g(sc, G) + ba_v(c, sn) & \text{if } g = gvar_{str}(G, sn) \wedge ty_g(sc, G) = str_T(c) \end{cases}.$$

For a memory configuration mc and an elementary g-variable g we define ([66, Definition 4.22]) its value as:

$$value_g(mc, g) \stackrel{\text{def}}{=} ct(ba_g(sc(mc), g)),$$

where ct is $mc.gm.ct$ if g is a global variable, or $mc.lm[i].mfr.ct$ if g is a local variable from the i -th frame, or $mc.hm.ct$ if g is a heap variable.

Expressions. The expression evaluation function $reval(te, mc, e)$ is defined inductively over an expression tree ([66, Section 4.3.4]). In case e is a variable the function $value_g$ is used. Otherwise, equivalent abstract operations are applied.

The function $type(te, gst, lst_{\text{top}}, e)$ computes the type of an expression.

The function $is-initialized(te, mc, e)$ tests whether an expression is initialized; it boils down to the test that all variables used in the expression are initialized.

Compiling C0 to VAMP

In the previous chapter we have defined three models for reasoning about programs: VAMP ISA, VAMP assembly, and C0 small-step semantics. Most of the software in Verisoft has been implemented and verified at the C0 level. However some key theorems of Verisoft, like the CVM correctness theorem, have to describe, among others, how a C0 program is executed on the target machine. In order to define this, C0 programs need to be translated — via assembly code — to the object code which is executable on the hardware. For this a simple non-optimizing compiler [66, 93] has been developed and verified in Verisoft.

The correctness theorem of the compiler specification [66] is a simulation theorem between a C0 program executed by the C0 small-step semantics and the generated assembly code executed by the VAMP assembly model. The goal of this chapter is to extend this theorem such that VAMP ISA becomes its target model.

Since only VAMP ISA has a mechanism to switch between the execution modes we can argue only about uninterrupted execution of a program in the system mode while discussing compilation of C0 to VAMP ISA. Correctness of user programs will be presented in the context of the running kernel (Chapter 10).

In Section 4.1 we introduce a theorem that the VAMP assembly model is simulated by the VAMP ISA model. Section 4.2 reviews the correctness theorem of the C0 compiler specification whose detailed description is presented in Leinenbach’s thesis [66]. In Section 4.3 we combine these two statements into a single theorem: a C0 program executed by the C0 small-step semantics is simulated by the generated object code executed by the VAMP ISA model.

4.1 Simulation of VAMP Assembly by VAMP ISA

The simulation theorems between VAMP assembly and VAMP ISA come in two flavors — without and with devices access. The idea behind the theorems is as follows. We start with assembly and ISA configurations (with and without devices) between which an abstraction relation holds. We execute a given assembly program by the assembly model and find the corresponding number of steps of the ISA model (combined system), such that the abstraction relation is preserved.

In this section we define the abstraction relation mentioned above, state the necessary preconditions to the simulation, and present the respective simulation theorems.

4.1.1 Abstraction Relation

The major difference between the VAMP ISA and assembly models is data representation. ISA registers are defined as bit vectors while assembly registers are natural numbers. ISA memory is defined as a mapping from bit vectors of length 29 to pairs of bit vectors of length 32 while assembly memory is a mapping of 30-bit natural numbers to 32-bit integers. The abstraction relation between VAMP ISA and assembly basically defines how components of an ISA configuration are converted to their assembly equivalents.

Definition 4.1 (Assembly-ISA control equivalence) Let c_{ASM} and c_{ISA} be assembly and ISA machine configurations. The control equivalence $c\text{-equiv}$ holds between the machines if values of respective program counters match:

$$\begin{aligned} c\text{-equiv}(c_{\text{ASM}}, c_{\text{ISA}}) &\stackrel{\text{def}}{=} c_{\text{ASM}}.pc = \langle c_{\text{ISA}}.pc \rangle \\ &\wedge c_{\text{ASM}}.dpc = \langle c_{\text{ISA}}.dpc \rangle. \end{aligned}$$

Isabelle: `VAMPasm2isaSystem/equivalence.c-equiv`

Definition 4.2 (Assembly-ISA GPR equivalence) Let a and b be assembly and ISA general purpose register files. The files are equivalent, which is stated by the predicate

$$gpr\text{-equiv} :: \text{Regf}_{\text{ASM}} \times \text{Regf}_{\text{ISA}} \mapsto \mathbb{B},$$

$$gpr\text{-equiv}(a, b) \stackrel{\text{def}}{=} \forall i \in Bv_5 : gpr\text{-read}_{\text{ASM}}(a, \langle i \rangle) = [gpr\text{-read}_{\text{ISA}}(b, i)]$$

if the values of their 32 items accessed by the VAMP ISA respectively assembly GPR read functions match.

Isabelle: `VAMPasm2isaSystem/equivalence.gprs-equiv`

Definition 4.3 (Assembly-ISA SPR equivalence) Let a and b be assembly and ISA special purpose register files. The files are equivalent, which is stated by the predicate

$$spr\text{-equiv} :: \text{Regf}_{\text{ASM}} \times \text{Regf}_{\text{ISA}} \mapsto \mathbb{B},$$

$$spr\text{-equiv}(a, b) \stackrel{\text{def}}{=} \forall i \in Bv_5 : spr\text{-read}_{\text{ASM}}(a, \langle i \rangle) = [spr\text{-read}_{\text{ISA}}(b, i)]$$

if the values of their 32 items accessed by the VAMP ISA respectively assembly SPR read functions match.

Isabelle: `VAMPasm2isaSystem/equivalence.sprs-equiv`

Definition 4.4 (Assembly-ISA registers equivalence) Let c_{ASM} and c_{ISA} be assembly and ISA machine configurations. The registers equivalence $r\text{-equiv}$ holds between the machines if the respective GPR and SPR files are equivalent:

$$\begin{aligned} r\text{-equiv}(c_{\text{ASM}}, c_{\text{ISA}}) &\stackrel{\text{def}}{=} gpr\text{-equiv}(c_{\text{ASM}}.gpr, c_{\text{ISA}}.gpr) \\ &\wedge spr\text{-equiv}(c_{\text{ASM}}.spr, c_{\text{ISA}}.spr). \end{aligned}$$

Isabelle: `VAMPasm2isaSystem/equivalence.r-equiv`

Definition 4.5 (Assembly-ISA memory equivalence) Let c_{ASM} and c_{ISA} be assembly and ISA machine configurations. The memory equivalence $m\text{-equiv}$ holds between the machines if the memories of the machines are equal wordwise taking into consideration data representation:

$$m\text{-equiv}(c_{\text{ASM}}, c_{\text{ISA}}) \stackrel{\text{def}}{=} \forall a < 2^{32} : c_{\text{ASM}}.\text{Mem}_{\text{ASM word}}(a) = [c_{\text{ISA}}.\text{Mem}_{\text{ISA word}}(a)].$$

Isabelle: `VAMPasm2isaSystem/equivalence.m_equiv`

Altogether, we combine the predicates defined above into a single equivalence relation between VAMP assembly and ISA.

Definition 4.6 (Assembly-ISA equivalence) We call an assembly machine configurations c_{ASM} equivalent to an ISA machine configuration c_{ISA} if the control, the registers, and the memory equivalences hold between them:

$$\begin{aligned} isa\text{-sim-asm}(c_{\text{ASM}}, c_{\text{ISA}}) &\stackrel{\text{def}}{=} c\text{-equiv}(c_{\text{ASM}}, c_{\text{ISA}}) \\ &\wedge r\text{-equiv}(c_{\text{ASM}}, c_{\text{ISA}}) \\ &\wedge m\text{-equiv}(c_{\text{ASM}}, c_{\text{ISA}}). \end{aligned}$$

Isabelle: `VAMPasm2isaSystem/equivalence.equiv_asm_isa`

Adding a conjunct about devices equality we extend the relation to equivalence of combined systems on VAMP assembly and ISA levels.

Definition 4.7 (Assembly-ISA equivalence of combined systems) We call a combined assembly system configuration $c_{\text{ASM+DS}}$ equivalent to a combined ISA system configuration $c_{\text{ISA+DS}}$ if the processor components of the systems are equivalent and the devices components are equal:

$$\begin{aligned} isa\text{-sim-asm}_{\text{DS}}(c_{\text{ASM+DS}}, c_{\text{ISA+DS}}) &\stackrel{\text{def}}{=} \\ &isa\text{-sim-asm}(c_{\text{ASM+DS}}.\text{cpu}, c_{\text{ISA+DS}}.\text{cpu}) \\ &\wedge c_{\text{ASM+DS}}.\text{devs} = c_{\text{ISA+DS}}.\text{devs}. \end{aligned}$$

Isabelle: `VAMPasm2isaSystem/equivalence.dev_equiv_asm_isa_with_instr_dev`

4.1.2 Preconditions to Simulation

In order to succeed with assembly executions that could be simulated by ISA computations, a number of preconditions have to be satisfied by assembly programs. These preconditions are defined as predicates over an assembly configuration c_{ASM} and a program given by its start address $addr$ in the assembly memory and length len . The preconditions are divided into static and dynamic properties.

Static properties. Static properties could be verified in the initial state without any execution of the assembly model. It is necessary that the assembly program fits in

memory of the assembly machine and that the program specified by $addr$ and len is decodable:

$$\begin{aligned} stat-prop(c_{ASM}, addr, len) &\stackrel{\text{def}}{=} addr \bmod 4 = 0 \\ &\wedge is-mem-addr(addr + 4 \cdot len - 4) \\ &\wedge decodable-\pi(get-data(c_{ASM}.m, addr, len)). \end{aligned}$$

Step properties. First, we require that conditions about absence of self-modification code and interrupts hold at every step of the assembly program execution:

$$\begin{aligned} no-self-mod(c_{ASM}, addr, len) &\stackrel{\text{def}}{=} is-store(instr(c_{ASM})) \longrightarrow \\ &\neg(addr \leq ls-target(c_{ASM}) \wedge ls-target(c_{ASM}) < addr + 4 \cdot len), \\ no-imul(c_{ASM}) &\stackrel{\text{def}}{=} c_{ASM}.dpc \bmod 4 = 0, \\ no-dmal(c_{ASM}) &\stackrel{\text{def}}{=} is-ls-w(instr(c_{ASM})) \longrightarrow ls-target(c_{ASM}) \bmod 4 = 0 \\ &\wedge is-ls-hw(instr(c_{ASM})) \longrightarrow ls-target(c_{ASM}) \bmod 2 = 0. \end{aligned}$$

Next, it must be guaranteed that we always execute an instruction from the program. This is claimed by the predicate

$$dpc-in-\pi(c_{ASM}, addr, len) \stackrel{\text{def}}{=} addr \leq c_{ASM}.dpc < addr + 4 \cdot len.$$

Finally, we do not have assembly instructions forbidden by the semantics:

$$no-trap-rfe(c_{ASM}) \stackrel{\text{def}}{=} instr(c_{ASM}) \neq \mathbf{rfe} \wedge instr(c_{ASM}) \neq \mathbf{trap}(imm).$$

Altogether, step properties are:

$$\begin{aligned} step-prop(c_{ASM}, addr, len) &\stackrel{\text{def}}{=} is-sys-exec_{ASM}(c_{ASM}) \\ &\wedge no-self-mod(c_{ASM}, addr, len) \\ &\wedge no-imul(c_{ASM}) \\ &\wedge no-dmal(c_{ASM}) \\ &\wedge dpc-in-\pi(c_{ASM}, addr, len) \\ &\wedge no-trap-rfe(c_{ASM}). \end{aligned}$$

4.1.3 Simulation without Devices Access

The theorem about simulation of an assembly machine without devices by an ISA machine with devices is used to reason about assembly programs not accessing devices.

The assembly dynamic properties for this theorem are:

$$\begin{aligned} dyn-prop(c_{ASM}, addr, len, n) &\stackrel{\text{def}}{=} \forall i < n : \quad step-prop(\delta_{ASM}^i(c_{ASM}), addr, len) \\ &\wedge no-dev-touch-step(\delta_{ASM}^i(c_{ASM})), \end{aligned}$$

where the predicate

$$no-dev-touch-step(c_{ASM}) \stackrel{\text{def}}{=} is-ls(instr(c_{ASM})) \longrightarrow is-mem-addr(ls-target(c_{ASM}))$$

requires the target address of a load/store instruction to lie within the normal processor memory whenever such instruction is executed.

Ultimately, the assembly initial conditions are defined as follows:

$$\begin{aligned} asm-init-cond(c_{ASM}, addr, len, n) &\stackrel{\text{def}}{=} stat-prop(c_{ASM}, addr, len) \\ &\wedge dyn-prop(c_{ASM}, addr, len, n). \end{aligned}$$

Having the initial conditions defined, we can state and prove the correctness theorem for this case.

Theorem 4.8 (Assembly-ISA simulation without devices access) Let c_{ASM} be a configuration of an assembly machine which executes in n steps a program that occupies len words of memory starting at the address $addr$. Let c_{ISA+DS} be a configuration of an ISA combined system, and let seq be its execution sequence. Provided that (i) both ISA and assembly configurations are valid, (ii) the execution sequence is live and welltyped, (iii) the initial conditions for assembly execution are fulfilled, and (iv) the assembly-ISA equivalence holds, there exists the resulting configuration of the combined ISA system c'_{ISA+DS} achieved in T steps, such that the assembly-ISA equivalence is preserved and the devices non-interference holds:

$$\begin{aligned} &isa\sqrt{(c_{ISA+DS}.cpu)} \\ \wedge &asm\sqrt{(c_{ASM})} \\ \wedge &seq\sqrt{(seq)} \\ \wedge &asm-init-cond(c_{ASM}, addr, len, n) \\ \wedge &isa-sim-asm(c_{ASM}, c_{ISA+DS}.cpu) \\ \longrightarrow &\exists T, c'_{ISA+DS}, c'_{ASM} : \\ &\delta_{ISA+DS}^T(c_{ISA+DS}, seq) = c'_{ISA+DS} \\ \wedge &\delta_{ASM}^n(c_{ASM}) = c'_{ASM} \\ \wedge &isa\sqrt{(c'_{ISA+DS}.cpu)} \\ \wedge &asm\sqrt{(c'_{ASM})} \\ \wedge &isa-sim-asm(c'_{ASM}, c'_{ISA+DS}.cpu) \\ \wedge &non-interf-dev(c_{ISA+DS}.devs, c'_{ISA+DS}.devs, seq, T). \end{aligned}$$

Isabelle: `VAMPasm2isaSystem/correctness_isa.dev.asm_wo_dev.simulates_isa.plus.dev`

Proof. For the proof we choose such number of VAMP ISA with devices steps that the execution sequence of that length contains as many processor steps as the assembly machine has made:

$$proc-steps(seq, T) = n.$$

This is because one VAMP ISA step is equivalent one VAMP assembly step.

For induction step we consider three cases of the δ_{ISA+DS} function (cf. Section 3.4.2). In case that the current sequence element is of form $s = Dev(did, eifi)$ the devices system makes an independent external step for the device did . We accumulate such steps to show that devices do not interfere with the processor or other devices (expressed by $non-interf-dev$). If it is the processor's turn to make a step, $s = Proc$, we need to show that device access does not take place. We use for that the $no-dev-touch-step$ property

and project it to the ISA level. Thus, the combined system transition function $\delta_{\text{ISA}+\text{DS}}$ boils down to the normal VAMP ISA transition function δ_{ISA} .

For the processor step we first check for possible interrupts. The absence of interrupts on the ISA level is proven using step properties *step-prop* and the equivalence between VAMP ISA and VAMP assembly. At the end, we show the instruction semantics equivalence for one step:

$$\text{isa-sim-asm}(c_{\text{ASM}}, c_{\text{ISA}}) \longrightarrow \text{isa-sim-asm}(\delta_{\text{ASM}}(c_{\text{ASM}}), \delta_{\text{ISA}}^{\text{woi}}(c_{\text{ISA}})).$$

This is done for each instruction independently. The most complicated cases here are load and store instructions. The difficulty here is that the memory in VAMP ISA is modeled in the form that we can read or write always two bit vectors of length 32 simultaneously. The decision which data should be read or written is taken separately for each of 8 bytes that constitute these two words. The memory model in the assembly machine is more friendly and features word addressing. $\square$

4.1.4 Simulation with Devices Access

The theorem about simulation of an assembly combined system by an ISA combined system is shown by reasoning about correctness of assembly programs which communicate with devices. It is intended to be used for verification of devices interacting primitives.

The assembly combined systems dynamic properties for this theorem are:

$$\begin{aligned} \text{dyn-prop}_{\text{DS}}(c_{\text{ASM}+\text{DS}}, \text{addr}, \text{len}, \text{seq}, n) &\stackrel{\text{def}}{=} \\ &\forall i < n : \quad \text{step-prop}(\delta_{\text{ASM}+\text{DS}}^i(c_{\text{ASM}+\text{DS}}, \text{seq}).\text{cpu}, \text{addr}, \text{len}) \\ &\quad \wedge \quad \text{dev-touch-step}(\delta_{\text{ASM}+\text{DS}}^i(c_{\text{ASM}+\text{DS}}, \text{seq}).\text{cpu}), \end{aligned}$$

where the predicate

$$\begin{aligned} \text{dev-touch-step}(c_{\text{ASM}}) &\stackrel{\text{def}}{=} \\ &\text{is-ls}(\text{instr}(c_{\text{ASM}})) \wedge \text{is-dev-addr}(\text{ls-target}(c_{\text{ASM}})) \longrightarrow \text{is-ls-w}(\text{instr}(c_{\text{ASM}})) \end{aligned}$$

demand that devices are accessed wordwisely.

Thus, the assembly combined system initial conditions are:

$$\begin{aligned} \text{asm-init-cond}_{\text{DS}}(c_{\text{ASM}+\text{DS}}, \text{addr}, \text{len}, \text{seq}, n) &\stackrel{\text{def}}{=} \text{stat-prop}(c_{\text{ASM}+\text{DS}}.\text{cpu}, \text{addr}, \text{len}) \\ &\quad \wedge \quad \text{dyn-prop}_{\text{DS}}(c_{\text{ASM}+\text{DS}}, \text{addr}, \text{len}, \text{seq}, n). \end{aligned}$$

We continue with the simulation theorem for this case.

Theorem 4.9 (Assembly-ISA simulation with devices access) Let $c_{\text{ASM}+\text{DS}}$ be a configuration of an assembly combined system which executes in n steps a program that occupies len words of memory starting at the address addr . Let $c_{\text{ISA}+\text{DS}}$ be a configuration of an ISA combined system, and let seq be their execution sequence. Provided that (i) both ISA and assembly configurations are valid, (ii) the execution sequence is live and welltyped, (iii) the initial conditions for assembly combined execution are fulfilled, and (iv) the assembly-ISA equivalence of combined system holds, there exists the resulting configuration of the combined ISA system $c'_{\text{ISA}+\text{DS}}$ achieved in n steps, such that the

assembly-ISA equivalence of combined system is preserved:

$$\begin{aligned}
& isa\sqrt{(c_{ISA+DS}.cpu)} \\
\wedge \quad & asm\sqrt{(c_{ASM+DS}.cpu)} \\
\wedge \quad & seq\sqrt{(seq, c_{ISA+DS}.devs)} \\
\wedge \quad & asm-init-cond_{DS}(c_{ASM+DS}, addr, len, seq, n) \\
\wedge \quad & isa-sim-asm_{DS}(c_{ASM+DS}, c_{ISA+DS}) \\
\longrightarrow \quad & \exists c'_{ISA+DS}, c'_{ASM+DS} : \\
& \delta_{ISA+DS}^n(c_{ISA+DS}, seq) = c'_{ISA+DS} \\
\wedge \quad & \delta_{ASM+DS}^n(c_{ASM+DS}, seq) = c'_{ASM+DS} \\
\wedge \quad & isa\sqrt{(c'_{ISA+DS}.cpu)} \\
\wedge \quad & asm\sqrt{(c'_{ASM+DS}.cpu)} \\
\wedge \quad & isa-sim-asm_{DS}(c'_{ASM+DS}, c'_{ISA+DS}).
\end{aligned}$$

Isabelle: `VAMPasm2isaSystem/correctness_dev.asm_simulates_isa_dev`

Proof. This theorem is easier than the previous one since we have the same devices systems on both levels and, therefore we deal with a one-to-one simulation. The essential subgoals to be proven here is the equivalence of the memory interfaces in bit vector and natural number representations. $\square$

4.2 Simulation of C0 by VAMP Assembly

This section is copied to a large extend from Leinenbach's thesis.

4.2.1 Memory Layout

A sketch of the memory layout of the C0 compiler in the memory of a VAMP assembly machine is depicted in Figure 4.1. The memory map of the C0 machine starts with the assembly code of the compiled program ([66, Definition 7.36]):

$$code_{prog}(te, ft, gst(c_{C0}.mem)).$$

The compiler inserts the initial code at the beginning of the compiled code (cf. [66, Section 7.5.1]). It is necessary for user programs. However, we will use the compiler for the kernel code and define the initialization code ourselves. Hence, in this version of the compiler $code_init(te, gst, ft) = []$.

The code starts at the address `PROGBASE`, which is a parameter to the C0 compiler and should be aligned by 4, and occupies

$$csize_{prog}(te, gst(c_{C0}.mem), ft) \stackrel{\text{def}}{=} |code_{prog}(te, ft, gst(c_{C0}.mem))|$$

words ([66, Definition 7.5]). Behind the unused area of size `BUBBLEcode` follows the global memory frame starting at address ([66, Definition 7.15]):

$$\begin{aligned}
ABASE_{gm} & \stackrel{\text{def}}{=} abase_{gm}(te, ft, gst(c_{C0}.mem)) \\
& \stackrel{\text{def}}{=} PROGBASE + 4 \cdot csize_{prog}(te, gst(c_{C0}.mem), ft) + BUBBLE_{code}.
\end{aligned}$$




Figure 4.1: Memory layout of the C0 compiler.

The global memory is followed by an unused area of size $\text{BUBBLE}_{\text{gm}}$. The stack of local memories starts at address ([66, Definition 7.16]):

$$\begin{aligned} \text{ABASE}_{\text{lm}} &\stackrel{\text{def}}{=} \text{abase}_{\text{lm}}(te, ft, \text{gst}(c_{\text{C0}}.\text{mem})) \\ &\stackrel{\text{def}}{=} \text{abase}_{\text{gm}}(te, ft, \text{gst}(c_{\text{C0}}.\text{mem})) + \text{asize}_{\text{st}}(\text{gst}(c_{\text{C0}}.\text{mem})) + \text{BUBBLE}_{\text{gm}} \end{aligned}$$

and grows to the top. The last part of the memory is the heap. The heap starts at address ABASE_{hm} , which is also a constant parameter to the compiler, and grows to the top as well. The size of the heap memory is computed by the function $\text{asize}_{\text{heap}}(\text{hst}(c_{\text{C0}}.\text{mem}))$ ([66, Definition 7.12]) and is bounded by the constant $\text{ASIZE}_{\text{hm}}^{\text{max}}$. The first free address behind the program is

$$\text{PROGEND} = \text{ABASE}_{\text{hm}} + \text{ASIZE}_{\text{hm}}^{\text{max}}.$$

4.2.2 Simulation Relation

The simulation relation for C0 is parameterized with an allocation function of type

$$\text{Alloc} \stackrel{\text{def}}{=} \text{Gvar} \mapsto (\mathbb{N} \times \mathbb{N}).$$

The allocation function maps g-variables g to pairs $\text{alloc}(g) = (b, s)$ of the allocated base address b for g and the allocated size s of g 's type.

The simulation relation $\text{consis} :: \text{Tenv} \times \text{Funtable} \times C_{\text{C0}} \times \text{Alloc} \times C_{\text{ASM}} \mapsto \mathbb{B}$ defines whether a C0 configuration and an assembly configuration are equivalent with respect

to a given allocation function. It is defined as a conjunction of different individual consistency properties stated below.

Code consistency. Let te be a type environment, ft a function table, c_{C0} a C0 configuration, and c_{ASM} a configuration of the VAMP assembly machine. The code consistency ([66, Definition 8.12]):

$$consis_{code}(te, ft, c_{C0}, c_{ASM})$$

requires that the compiled code of the program $code_{prog}(te, ft, gst(c_{C0}.mem))$ is stored at address `PROGBASE` in the assembly configuration.

Control consistency. Let te be a type environment, ft be a function table, c_{C0} a C0 configuration, and c_{ASM} a configuration of the VAMP assembly machine. The control consistency ([66, Definitions 8.13, 8.14]):

$$consis_c(te, ft, c_{C0}, c_{ASM})$$

requires that the program counters of the assembly machine point to the start address of the code which has been generated for the head of the current program rest, in case it is not empty, and that return addresses of all stack frames point directly behind the code of the function call statements which generated these stack frames.

Allocation consistency. Let te be a type environment, ft a function table, c_{C0} a C0 configuration, and $alloc$ an allocation function. The allocation consistency ([66, Definitions 8.15, 8.16, 8.17]):

$$consis_{alloc}(te, ft, c_{C0}, alloc)$$

requires that the allocation function returns for all valid g-variables g meaningful values: the first component returns the same values as $abase_g(te, ft, sc(c_{C0}.mem), g)$ (cf. [66, Definition 7.17]) for these variables, and the second component returns their allocated sizes.

Value consistency. Let c_{C0} be a C0 configuration, $alloc$ an allocation function, and c_{ASM} a configuration of the VAMP assembly machine. The value consistency ([66, Definitions 8.18, 8.19]):

$$consis_v(c_{C0}, alloc, c_{ASM})$$

requires that for all reachable non-pointer g-variables g of elementary type their values are properly represented in the assembly configuration. This is done by means of the function $vmatch$, which compares values in the C0 configuration $value_g(c_{C0}.mem, g)$ and in the VAMP assembly machine $c_{ASM}.m_{word}(alloc(g).b)$.

Pointer consistency. Let c_{C0} be a C0 configuration, $alloc$ an allocation function, and c_{ASM} a configuration of the VAMP assembly machine. The pointer consistency ([66, Definitions 8.20, 8.21]):

$$consis_p(c_{C0}, alloc, c_{ASM})$$

is similar to value consistency but a different notion of *equality* is used: $vmatch_{ptr}$.

Register consistency. Let te be a type environment, ft a function table, c_{C0} a C0 configuration, $alloc$ an allocation function, and c_{ASM} a configuration of the VAMP assembly machine. The register consistency ([66, Definition 8.22]):

$$consis_r(te, ft, c_{C0}, alloc, c_{ASM})$$

argues about the content of some special registers: register r_{sbase} stores the base address of the global memory frame $abase_{gm}(te, ft, gst(c_{C0}.mem))$, register r_{htop} stores the first unused address on the heap $ABASE_{hm} + asize_{heap}(hst(c_{C0}.mem))$, and register r_{lframe} stores the base address of the current (top) stack frame $abase_{lm}(te, ft, sc(c_{C0}.mem), |c_{C0}.mem.lm| - 1)$.

Frame header consistency. Let te be a type environment, ft a function table, c_{C0} a C0 configuration, $alloc$ an allocation function, and c_{ASM} a configuration of the VAMP assembly machine. The frame header consistency ([66, Definition 8.23]):

$$consis_{fh}(te, ft, c_{C0}, alloc, c_{ASM})$$

requires that for all i the previous stack pointer in the frame header of the i -th local stack frame contains the allocated base address of the frame $i - 1$: $abase_{lm}(te, ft, sc(c_{C0}.mem), i - 1)$ and that the return destination contains the allocated base address of the i -th return destination $alloc(c_{C0}.mem.lm[i].res).b$.

Altogether. The data consistency is defined as follows ([66, Definition 8.24]):

$$\begin{aligned} consis_d(te, ft, c_{C0}, alloc, c_{ASM}) &\stackrel{\text{def}}{=} consis_{alloc}(te, ft, c_{C0}, alloc) \\ &\wedge consis_v(c_{C0}, alloc, c_{ASM}) \\ &\wedge consis_p(c_{C0}, alloc, c_{ASM}) \\ &\wedge consis_r(te, ft, c_{C0}, alloc, c_{ASM}) \\ &\wedge consis_{fh}(te, ft, alloc, c_{ASM}) \end{aligned}$$

Ultimately, the C0 consistency is ([66, Definition 8.11]):

$$\begin{aligned} consis(te, ft, c_{C0}, alloc, c_{ASM}) &\stackrel{\text{def}}{=} consis_{code}(te, ft, c_{C0}, c_{ASM}) \\ &\wedge consis_c(te, ft, c_{C0}, c_{ASM}) \\ &\wedge consis_d(te, ft, c_{C0}, alloc, c_{ASM}). \end{aligned}$$

4.2.3 Resources Restriction

Besides the requirement that the compiled code fits into memory an important proof goal of the compiler correctness proof will be that during execution the compiled program does not use more memory than it is available on the target machine. The following predicates check this.

Enough stack available. Let te be a type environment, ft a function table, and c_{C0} a C0 configuration. The predicate ([66, Definition 8.25])

$$avail_{stack}(te, ft, c_{C0})$$

tests whether the topmost stack frame ends below the heap base:

$$abase_{lm}(te, ft, sc(c_{C0}.mem), |c_{C0}.mem.lm|) \leq ABASE_{hm}.$$

Enough heap available. Let c_{C0} be a C0 configuration and let $addr_{\max}$ denote the maximum address in the program's address space. The predicate ([66, Definition 8.26])

$$avail_{\text{heap}}(c_{C0})$$

tests whether the allocated heap size is appropriately bounded:

$$asize_{\text{heap}}(hst(c_{C0}.mem)) \leq \mathbf{ASIZE}_{\text{hm}}^{\max}.$$

Sufficient memory. Both predicates are combined into the sufficient memory available predicate ([66, Definition 8.26]):

$$\begin{aligned} avail_{\text{mem}}(te, ft, c_{C0}) &\stackrel{\text{def}}{=} avail_{\text{stack}}(te, ft, c_{C0}) \\ &\wedge avail_{\text{heap}}(c_{C0}). \end{aligned}$$

4.2.4 Dynamic Properties

The necessary dynamic properties are the absence of assembly statements and the sufficient memory requirement:

$$\begin{aligned} dyn\text{-}C0\text{-}props(te, ft, c_{C0}, n) &\stackrel{\text{def}}{=} \\ &\forall i < n : \delta_{C0}^i(te, ft, c_{C0}) = \lfloor c_{C0}^i \rfloor \longrightarrow \neg is\text{-}asm(stmt(c_{C0}^i)) \\ &\wedge \forall i \leq n : \delta_{C0}^i(te, ft, c_{C0}) = \lfloor c_{C0}^i \rfloor \longrightarrow avail_{\text{mem}}(te, ft, c_{C0}^i). \end{aligned}$$

4.2.5 Assembly Execution Properties

Leinenbach uses at this place slightly different definitions. Essentially, they are similar to those that are used in the section 4.1 for assembly correctness. Due to simplicity we omit equivalence proofs between them. Only one definition has to be additionally introduced. It guarantees that all changes are done in some given memory range:

$$accessed\text{-}range :: C_{\text{ASM}} \times \mathbb{N} \times \mathbb{N} \mapsto \mathbb{B},$$

$$\begin{aligned} accessed\text{-}range(c_{\text{ASM}}, start_{\text{data}}, end_{\text{data}}) &\stackrel{\text{def}}{=} \\ &is\text{-}ls(instr(c_{\text{ASM}})) \\ &\longrightarrow start_{\text{data}} \leq ls\text{-}target(c_{\text{ASM}}) \\ &\wedge ls\text{-}target(c_{\text{ASM}}) + ls\text{-}width(c_{\text{ASM}}) \leq end_{\text{data}}. \end{aligned}$$

Ultimately, the predicate

$$asm\text{-}exec\text{-}props :: C_{\text{ASM}} \times \mathbb{N} \times \mathbb{N} \times \mathbb{N} \times \mathbb{N} \times \mathbb{N} \mapsto \mathbb{B}$$

holds if n VAMP assembly steps starting from configuration c_{ASM} would not generate interrupts on the ISA level. Here the code range of an assembly program is given by the start address $base_{\text{code}}$ and its size len_{code} . The range of addresses which the program

accesses are given by its start address $start_{data}$ and end address end_{data} :

$$\begin{aligned}
asm-exec-props(c_{ASM}, base_{code}, len_{code}, start_{data}, end_{data}, n) &\stackrel{\text{def}}{=} \\
&\forall i < n : \quad no-self-mod(\delta_{ASM}^i(c_{ASM}), base_{code}, len_{code}) \\
&\quad \wedge \quad no-imul(\delta_{ASM}^i(c_{ASM})) \\
&\quad \wedge \quad no-dmul(\delta_{ASM}^i(c_{ASM})) \\
&\quad \wedge \quad dpc-in-\pi(\delta_{ASM}^i(c_{ASM}), base_{code}, len_{code}) \\
&\quad \wedge \quad no-trap-rfe(\delta_{ASM}^i(c_{ASM})) \\
&\quad \wedge \quad \delta_{ASM}^{i+1}(c_{ASM}).spr = c_{ASM}.spr \\
&\quad \wedge \quad accessed-range(\delta_{ASM}^i(c_{ASM}), start_{data}, end_{data}).
\end{aligned}$$

4.2.6 Simulation Theorem

Now we present the top-level correctness theorem of the C0 compiler.

Theorem 4.10 (C0-assembly simulation) Assume that (i) the initial C0 program is translatable, (ii) the current valid C0 configuration c_{C0} and some valid assembly machine c_{ASM} are consistent with respect to an allocation function $alloc$, (iii) the C0 computation starting from this configuration, does not produce a *None* configuration till the step n , and (iv) during these n steps we execute only non-assembly statements having enough stack and heap memory, then there exists a number of VAMP assembly model steps T , such that by executing this number of steps starting from the given assembly configuration we transit into a new valid configuration c'_{ASM} . Moreover, there exists a new allocation function $alloc'$, such that (i) the C0 machine after n steps c'_{C0} is valid, (ii) the consistency relation holds, and (iii) the execution of the compiled code of the executed statements will not produce any interrupts. Formally:

$$\begin{aligned}
&(te, ft, gst(c_{C0}.mem)) \in xtbl_{prog} \\
&\wedge \quad consis(te, ft, c_{C0}, alloc, c_{ASM}) \\
&\wedge \quad asm\sqrt{(c_{ASM})} \\
&\wedge \quad c_{C0} \in C0' \sqrt{(te, ft)} \\
&\wedge \quad \delta_{C0}^n(te, ft, c_{C0}) = \lfloor c'_{C0} \rfloor \\
&\wedge \quad dyn-C0-props(te, ft, c_{C0}, n) \\
\longrightarrow &\exists T, alloc', c'_{ASM} : \\
&\quad \delta_{ASM}^T(c_{ASM}) = c'_{ASM} \\
&\quad \wedge \quad asm\sqrt{(c'_{ASM})} \\
&\quad \wedge \quad c'_{C0} \in C0' \sqrt{(te, ft)} \\
&\quad \wedge \quad consis(te, ft, c'_{C0}, alloc', c'_{ASM}) \\
&\quad \wedge \quad asm-exec-props(c_{ASM}, PROGBASE, \\
&\quad \quad \quad csize_{prog}(te, gst(c_{C0}.mem), ft), \\
&\quad \quad \quad abase_{gm}(te, ft, gst(c_{C0}.mem)), PROGEND, T).
\end{aligned}$$

Isabelle: COSS2VAMPisaSystem/COSS2VAMPasm.c0_compiler_correct

The theorem is proven by induction on n using the theorem for correctness of the compiler's induction step and many other lemmas from [66].

4.3 Simulation of C0 by VAMP ISA

In this section we combine the compiler correctness theorem with the equivalence theorem between VAMP assembly and ISA. As a result we obtain an overall correctness theorem of a *ministack* — the system comprising three semantical layers. By this we get a number of benefits: in many places we will apply only one theorem instead of two as well as save effort on proving one theorem's assumptions which follow from conclusions of the other.

4.3.1 Simulation Relation

The new simulation relation represents transitivity of the VAMPs equivalence and the compiler consistency. We hide the compiler allocation function inside the ministack relation since the range of its values could be computed from the C0 configuration by the function $abase_g$ (cf. *allocation consistency*):

$$\begin{aligned} C0\text{-}sim\text{-}isa &:: Tenv \times Functable \times C_{C0} \times C_{ISA} \mapsto \mathbb{B}, \\ C0\text{-}sim\text{-}isa(te, ft, c_{C0}, c_{ISA}) &\stackrel{\text{def}}{=} \exists c_{ASM}, alloc : asm\checkmark(c_{ASM}) \\ &\quad \wedge \text{consis}(te, ft, c_{C0}, alloc, c_{ASM}) \\ &\quad \wedge isa\text{-}sim\text{-}asm(c_{ASM}, c_{ISA}). \end{aligned}$$

4.3.2 Additional Conclusions

In order to effectively apply the simulation theorem between C0 and VAMP ISA in the context of systems verification we extend the theorem's conclusion with a number of additional properties. Basically, they state that certain components of the system stay unchanged during the C0 execution. For this we have to define two additional predicates.

First of all we introduce a predicate which claims that no special registers are modified:

$$\begin{aligned} no\text{-}mod\text{-}spr &:: Regf_{ISA} \times Regf_{ISA} \mapsto \mathbb{B}, \\ no\text{-}mod\text{-}spr(spr, spr') &\stackrel{\text{def}}{=} \forall r \in sprs_{ISA} : spr'(r) = spr(r). \end{aligned}$$

Second, the following predicate states that only the part of the memory between the addresses a_{begin} and a_{end} is modified:

$$\begin{aligned} only\text{-}mod\text{-}mem &:: Mem_{ISA} \times Mem_{ISA} \times \mathbb{N} \times \mathbb{N} \mapsto \mathbb{B}, \\ only\text{-}mod\text{-}mem(m, m', a_{begin}, a_{end}) &\stackrel{\text{def}}{=} \\ &\quad \forall a : a < a_{begin} \vee a_{end} \leq a \longrightarrow m'_{word}(a) = m_{word}(a). \end{aligned}$$

4.3.3 Simulation Theorem

The theorem about simulation between the C0 and VAMP ISA levels contains all assumptions from the C0-assembly simulation as well as restriction on the execution sequence for the external environment. We do not have devices on the C0 level. Hence, we combine compiler correctness with the assembly-ISA simulation without devices access (Theorem 4.8).

Theorem 4.11 (C0-ISA simulation) Assume that (i) the initial C0 program is translatable, (ii) the C0-ISA relation holds for the current valid C0 configuration c_{C0} and some

valid VAMP ISA machine $c_{\text{ISA+DS}}.\text{cpu}$ being in the system mode, (iii) the C0 computation starting from this configuration, does not produce a *None* configuration up to the step n , (iv) during these n steps we execute only non-assembly statements having enough stack and heap memory, (v) the last C0 address **PROGEND** does not lie in the devices range, and (vi) the execution sequence is live and welltyped, then there exists a number of ISA with devices steps T during which the ISA combined system transits to a valid resulting state $c'_{\text{ISA+DS}}$. Moreover, for it and a corresponding valid C0 configuration c'_{C0} the following holds: (i) the C0-ISA relation is preserved, (ii) the special purpose registers are unchanged, (iii) only the memory, which belongs to the C0 program is possibly changed, and (iv) the devices non-interference holds. Formally:

$$\begin{aligned}
& (te, ft, \text{gst}(c_{\text{C0}}.\text{mem})) \in \text{xtbl}_{\text{prog}} \\
\wedge & \text{C0-sim-isa}(te, ft, c_{\text{C0}}, c_{\text{ISA+DS}}.\text{cpu}) \\
\wedge & \text{isa}\sqrt{(c_{\text{ISA+DS}}.\text{cpu})} \\
\wedge & c_{\text{C0}} \in \text{C0}'\sqrt{(te, ft)} \\
\wedge & \text{is-sys-exec}_{\text{ISA}}(c_{\text{ISA+DS}}.\text{cpu}) \\
\wedge & \delta_{\text{C0}}^n(te, ft, c_{\text{C0}}) = \lfloor c'_{\text{C0}} \rfloor \\
\wedge & \text{is-mem-addr}(\text{PROGEND}) \\
\wedge & \text{dyn-C0-props}(te, ft, c_{\text{C0}}, n) \\
\wedge & \text{seq}\sqrt{(seq, c_{\text{ISA+DS}}.\text{devs})} \\
\longrightarrow & \exists T, c'_{\text{ISA+DS}} : \\
& \delta_{\text{ISA+DS}}^T(c_{\text{ISA+DS}}, seq) = c'_{\text{ISA+DS}} \\
\wedge & \text{isa}\sqrt{(c'_{\text{ISA+DS}}.\text{cpu})} \\
\wedge & c'_{\text{C0}} \in \text{C0}'\sqrt{(te, ft)} \\
\wedge & \text{C0-sim-isa}(te, ft, c'_{\text{C0}}, c'_{\text{ISA+DS}}.\text{cpu}) \\
\wedge & \text{no-mod-spr}(c_{\text{ISA+DS}}.\text{cpu.spr}, c'_{\text{ISA+DS}}.\text{cpu.spr}) \\
\wedge & \text{only-mod-mem}(c_{\text{ISA+DS}}.\text{cpu.m}, c'_{\text{ISA+DS}}.\text{cpu.m}, \\
& \quad \text{abase}_{\text{gm}}(te, ft, \text{gst}(c_{\text{C0}}.\text{mem})), \text{PROGEND}) \\
\wedge & \text{non-interf-dev}(c_{\text{ISA+DS}}.\text{devs}, c'_{\text{ISA+DS}}.\text{devs}, seq, T).
\end{aligned}$$

Isabelle: COSS2VAMPisaSystem/mini_stack_wo_dev.C0_mini_stack_isa

Proof. By unfolding the predicate *C0-sim-isa* we obtain some assembly configuration c_{ASM} with the following properties:

$$\begin{aligned}
& \text{asm}\sqrt{(c_{\text{ASM}})} \\
\wedge & \text{consis}(te, ft, c_{\text{C0}}, \text{alloc}, c_{\text{ASM}}) \\
\wedge & \text{isa-sim-asm}(c_{\text{ASM}}, c_{\text{ISA+DS}}.\text{cpu}).
\end{aligned}$$

Now we have all necessary assumptions to apply the C0-correctness theorem (Theorem 4.10). After this we have the following: a new assembly configuration c'_{ASM} , an allocation function alloc' , and a number of assembly steps T_{ASM} with the following prop-

erties:

$$\begin{aligned}
& \delta_{\text{ASM}}^{T_{\text{ASM}}}(c_{\text{ASM}}) = c'_{\text{ASM}} \\
\wedge \quad & \text{asm}\sqrt{c'_{\text{ASM}}} \\
\wedge \quad & \text{consis}(te, ft, c'_{\text{C0}}, alloc', c'_{\text{ASM}}) \\
\wedge \quad & \text{asm-exec-props}(c_{\text{ASM}}, \text{PROGBASE}, \\
& \quad \text{csize}_{\text{prog}}(te, \text{gst}(c_{\text{C0}}.mem), ft), \\
& \quad \text{abase}_{\text{gm}}(te, ft, \text{gst}(c_{\text{C0}}.mem)), \text{PROGEND}, T_{\text{ASM}}).
\end{aligned}$$

In order to apply the assembly-ISA simulation theorem without device access (Theorem 4.8) we instantiate the number of steps n with T_{ASM} , the code start address $addr$ with PROGBASE , and the code length len with $\text{csize}_{\text{prog}}(te, \text{gst}(c_{\text{C0}}.mem), ft)$. The only condition we have to show is:

$$\text{asm-init-cond}(c_{\text{ASM}}, \text{PROGBASE}, \text{csize}_{\text{prog}}(te, \text{gst}(c_{\text{C0}}.mem), ft), T_{\text{ASM}}).$$

First, we prove its static properties conjunct:

$$\text{stat-prop}(c_{\text{ASM}}, \text{PROGBASE}, \text{csize}_{\text{prog}}(te, \text{gst}(c_{\text{C0}}.mem), ft)).$$

Subgoal 1. $\text{PROGBASE} \bmod 4$: follows from definition of the constant.

Subgoal 2. $\text{is-mem-addr}(\text{PROGBASE} + 4 \cdot \text{csize}_{\text{prog}}(te, \text{gst}(c_{\text{C0}}.mem), ft) - 4)$: from the translatable program predicate we conclude that

$$\begin{aligned}
\text{PROGBASE} + 4 \cdot \text{csize}_{\text{prog}}(te, \text{gst}(c_{\text{C0}}.mem), ft) - 4 & < 2^{25} - 4 \\
& < \langle 1^{17}0^{15} \rangle \\
& = \text{DEVICES_BORDER} \\
& \longrightarrow \text{is-mem-addr}.
\end{aligned}$$

Subgoal 3. $\text{decodable-}\pi(\text{get-data}(c_{\text{ASM}}.m, \text{PROGBASE}, \text{csize}_{\text{prog}}(te, \text{gst}(c_{\text{C0}}.mem), ft)))$: follows from the code consistency $\text{consis}_{\text{code}}$.

Second, we prove the dynamic properties:

$$\text{dyn-prop}(c_{\text{ASM}}, \text{PROGBASE}, \text{csize}_{\text{prog}}(te, \text{gst}(c_{\text{C0}}.mem), ft), T_{\text{ASM}}),$$

where for every intermediate assembly configuration $c_{\text{ASM}}^i = \delta_{\text{ASM}}^i(c_{\text{ASM}})$ with $i < T_{\text{ASM}}$ we have to show the following:

Subgoal 4. $\text{is-sys-exec}_{\text{ASM}}(c_{\text{ASM}}^i)$: for $i = 0$ we can show that

$$\begin{aligned}
& \text{isa-sim-asm}(c_{\text{ASM}}, c_{\text{ISA+DS}}.cpu) \\
& \longrightarrow \text{is-sys-exec}_{\text{ASM}}(c_{\text{ASM}}) = \text{is-sys-exec}_{\text{ISA}}(c_{\text{ISA+DS}}.cpu),
\end{aligned}$$

for $0 < i$ using asm-exec-props we have

$$c_{\text{ASM}}^i.spr = c_{\text{ASM}}.spr.$$

Thus, the contents of the mode register and the status register stay the same.

Subgoal 5. $dpc-in-\pi(c_{ASM}^i, \text{PROGBASE}, csize_{prog}(te, gst(c_{C0}.mem), ft)), no-dmal(c_{ASM}^i), no-imul(c_{ASM}^i), no-self-mod(c_{ASM}^i, \text{PROGBASE}, csize_{prog}(te, gst(c_{C0}.mem), ft)),$ and $no-trap-rfe(c_{ASM}^i)$: follow from the predicate *asm-exec-props*.

Subgoal 6. $no-dev-touch-step(c_{ASM}^i)$: from the predicate *asm-exec-props* we have that

$$accessed-range(c_{ASM}^i, abase_{gm}(te, ft, gst(c_{C0}.mem)), \text{PROGEND}).$$

Unfolding this definition and using the theorem's assumption $\text{PROGEND} \leq \text{DEVICES_BORDER}$ we have in case of a memory access instruction $is-ls(instr(c_{ASM}^i))$ the following:

$$\begin{aligned} ls-target(c_{ASM}^i) &\leq \text{PROGEND} - ls-width(c_{ASM}^i) \\ &\leq \text{PROGEND} \\ &< \text{DEVICES_BORDER} \\ &\longrightarrow is-mem-addr. \end{aligned}$$

Now we have a new ISA combined system configuration c'_{ISA+DS} and a number of ISA steps T_{ISA} with the following properties:

$$\begin{aligned} &\delta_{ISA+DS}^{T_{ISA}}(c_{ISA+DS}, seq) = c'_{ISA+DS} \\ \wedge \quad &isa\checkmark(c'_{ISA+DS}.cpu) \\ \wedge \quad &isa-sim-asm(c'_{ASM}, c'_{ISA+DS}.cpu) \\ \wedge \quad &non-interf-dev(c_{ISA+DS}.devs, c'_{ISA+DS}.devs, seq, T_{ISA}). \end{aligned}$$

To show the conclusion of the theorem we instantiate T with T_{ISA} , $alloc'$ with $alloc'$, and c'_{ISA+DS} with c'_{ISA+DS} . We already have an ISA combined system execution, ISA validity, devices non-interference, and C0-ISA simulation via c'_{ASM} . The equality of special purpose registers is shown as follows:

$$\begin{aligned} &spr-equiv(c_{ASM}.spr, c_{ISA+DS}.cpu.spr) \\ \wedge \quad &spr-equiv(c'_{ASM}.spr, c'_{ISA+DS}.cpu.spr) \\ \wedge \quad &c'_{ASM}.spr = c_{ASM}.spr \\ \longrightarrow \quad &\forall r \in sprs_{ISA} : c'_{ISA+DS}.cpu.spr(r) = c_{ISA+DS}.cpu.spr(r). \end{aligned}$$

Finally, the arguments for the conclusion about the memory are as follows:

$$\begin{aligned} &m-equiv(c_{ASM}, c_{ISA+DS}.cpu) \\ \wedge \quad &m-equiv(c'_{ASM}, c'_{ISA+DS}.cpu) \\ \wedge \quad &\forall i < T_{ASM} : accessed-range(\delta_{ASM}^i(c_{ASM}), \\ &\quad abase_{gm}(te, ft, gst(c_{C0}.mem)), \text{PROGEND}) \\ \longrightarrow \quad &only-mod-mem(c'_{ISA+DS}.cpu.m, c_{ISA+DS}.cpu.m, \\ &\quad abase_{gm}(te, ft, gst(c_{C0}.mem)), \text{PROGEND}). \end{aligned}$$

□

CVM: Communicating Virtual Machines

Contents

5.1	Overview	86
5.2	Configurations	89
5.3	Semantics	94
5.4	Effects of Primitives	109

In this chapter we discuss how one can formally define an operating system microkernel. We follow the paper-and-pencil model of communicating virtual machines (CVM) introduced in [41]. CVM is a computational model for concurrent user processes interacting with a generic microkernel and devices. CVM is implemented in $C0_A$ as a framework [57] featuring virtual memory [50], demand paging [8], memory management, and low-level inter-process and devices communications [5]. Most of these features are implemented in the form of so called microkernel primitives [106]. Primitives are functions with inline assembly parts realizing basic operations which constitute the kernel's functionality. The framework can be linked on the source code level with an abstract kernel, an interface to users, in order to obtain a concrete kernel, a program that can be translated and run on a target machine, e.g., a VAMP processor. In this chapter we elaborate on details how the CVM framework is formally defined. As CVM is parametrized with an abstract kernel its computations do not depend on particular shapes of abstract kernels. We therefore present only general requirements to it. Two different abstract kernels are used in Verisoft: a general purpose microkernel VAMOS which is inspired by but is not very close to L4, and an OSEKtime-like microkernel OLOS which is used in a distributed automotive real-time system establishing eCall functionality. For details on VAMOS consult the theses of Daum [30] and Dörenbächer [34]. OLOS is described in the thesis of Knapp [64].

We start this chapter by an overview of the CVM model: Section 5.1 presents layers of CVM and describes how the target machine, user processes, and the kernel can be formally defined by the models introduced in Chapter 3. We continue by defining CVM formally. In Section 5.2 we elaborate on the CVM configurations and in Section 5.3 on the formal CVM semantics. The semantics of CVM distinguishes cases of a kernel

and user-processes execution. The case of a kernel execution comprises, among others, a primitive execution. Section 5.4 is devoted to a formal description of the primitives' effects.

5.1 Overview

In this section we give a brief overview of the computational model CVM, its computations and the target architecture.

Layering is a classical approach in computer science to handle complexity of systems design. A monolithic computer system is organized in a number of layers, such that each upper layer is an abstraction of the one below. Chapter 3 provides a good example: VAMP assembly is an abstraction of VAMP ISA, though, it can be abstracted itself to C0 small-step semantics. Correctness of such abstractions is justified by simulation theorems between adjacent layers — we state such theorems in Chapter 4.

In Verisoft the same layering approach has been taken to formulate and prove a correctness theorem for an operating-system microkernel. Gargano et al. introduce in [41] an abstract parallel model of computation called communicating virtual machines (CVM). This model formalizes concurrent user processes interacting with a kernel and devices. Interleaved executions of user processes and the kernel proceed on an underlying hardware modeled by a VAMP ISA combined system. We refer to this hardware model as the CVM target layer. Next, we elaborate on the CVM target layer and on the layers comprised by CVM itself.

5.1.1 The Target Layer of CVM

The main purpose of a microkernel is to provide multiple users access to shared computational resources like physical memory and devices. Therefore, a particular target hardware model has to be taken into consideration when designing a microkernel or a microkernel framework. The target hardware architecture of a microkernel considered in this thesis is the VAMP ISA with devices. Below, we briefly highlight how this hardware platform allows us to implement some fundamental features of a microkernel.

Physical memory sharing is realized in CVM by memory virtualization: a kernel ensures that each user process has a notion of its own large address space. User processes access memory by virtual addresses which are translated to physical ones by a memory management unit on the hardware side, or by the kernel on the software. We allow address spaces of user processes to exceed real memory of the physical machine. This feature is supported by means of demand paging: we partition available physical memory into small consecutive portions of data, called pages, which are stored either in fast but strongly limited in size *physical memory*, or in large but slower auxiliary memory, called *swap memory*. We store the swap memory on a hard disk. The address translation algorithm of VAMP can determine where a certain page lies. In case the desired pages resides in the physical memory the kernel can provide an immediate access. Otherwise, the page is on the hard disk. The processor signals it by raising a page-fault interrupt. The kernel reacts to this interrupt by transferring the page from the hard disk to the main memory.

Communication of user processes with devices is supported by memory-mapped devices of the VAMP combined system. When a user wants to talk to a device it signals it to the kernel by invoking a special system call. The user specifies an address corresponding to the port of a needed device. The kernel translates this address into a physical one and writes into the part of the physical memory corresponding to the device port. The

transition function of the VAMP ISA with devices model takes care that the written data is transferred to the device.

As the VAMP ISA with devices model represents real physical computational resources we will refer to it further in the thesis as the *physical combined system*. A processor component of this system will be called a *physical machine*.

5.1.2 User Processes

[41] describes virtual machines as a model for user processes. In this paper virtual machines are VAMP ISA processors with uniform virtual memories, no address translation, and undefined interrupt mechanism. Conceptually this abstraction corresponds to the model of VAMP assembly defined in Section 3.2 with the only difference in data representation. However, it is very unlikely that someone prefers to program a user processes on the bit-vector level rather than on an assembly level where data is represented as integer numbers. Thus, we model user processes with the VAMP assembly semantics.

5.1.3 Layers of CVM

CVM provides a microkernel architecture consisting of two layers. The general idea behind this layering is to separate a kernel into two parts: the one that can be purely implemented in a high-level programming language, say C0, and the other that inevitably contains inline assembly code because it provides operations which access hardware registers, devices, and physical memory parts which are not accessibly through C0 variables.

The upper layer, called an abstract kernel, is a C0 program. Its computations are modeled by the C0 small-step semantics. Besides ordinary C0 functions the abstract kernel can call a number of special functions, called CVM primitives. These functions have no implementation within the abstract kernel, and are therefore called externally, e.g., by means of the *esCall* statement. CVM primitives can alter states of user processes as well as target-hardware registers and devices. They implement basic means needed for a microkernel programmer: copy data between processes, manage size of virtual memory given to processes, send data to devices, etc. As memories of user processes and hardware registers lay beyond the visibility of kernel's C0 variables the primitives necessarily contain inline assembly code.

The kernel layer which contains the implementation of the primitives is a C0_A program called the CVM framework. Besides primitives, the CVM framework contains implementation of process-context switch procedures [107], an elementary dispatcher, handlers for page faults [8, 105] as well as elementary hard-disk drivers [7, 5]. The framework takes care of an abstract kernel invocation. For this the CVM framework contains a declaration of an external call of an abstract-kernel dispatcher.

Because of external calls neither an abstract kernel nor the CVM framework can run standalone on a target hardware. In order to obtain an executable program they have to be linked together. The result of this linking is called a *concrete kernel*.

5.1.4 CVM Primitives

Primitives are basic means that CVM provides to implementors of operating-system services. Table 5.1 briefly describes 14 primitives comprised by CVM¹.

¹The last two primitives — `cvm_get_vm_word` and `cvm_set_vm_word` — were implemented in an intermediate release of the CVM code. They have been verified in the scope of this thesis, but, however,

Table 5.1: CVM primitives

Name	Description
<code>cvm_reset()</code>	initializes the memory and the registers of a process
<code>cvm_clone()</code>	clones a process
<code>cvm_alloc()</code>	gives additional memory to a process
<code>cvm_free()</code>	releases a given amount of the memory of a process
<code>cvm_copy()</code>	copies data between processes
<code>cvm_get_vm_gpr()</code>	reads a register of a process
<code>cvm_set_vm_gpr()</code>	writes a register of a process
<code>cvm_virt_io()</code>	copies data between a device and a process
<code>cvm_in_word()</code>	reads a word from a device
<code>cvm_out_word()</code>	writes a word to a device
<code>cvm_setmask()</code>	masks external interrupts
<code>cvm_load_os()</code>	load a process image from the boot region
<code>cvm_get_vm_word()</code>	reads a word from the virtual memory of a process
<code>cvm_set_vm_word()</code>	writes a word to the virtual memory of a process

5.1.5 Computations

The state space of the CVM which is formally defined further in Section 5.2 comprises components for user processes, the abstract kernel, and devices. The transition function of the CVM model formally defined in Section 5.3 distinguishes, therefore, three top-level cases of an execution corresponding to the mentioned CVM components.

The case distinction is guided by two variables: an execution-sequence element and a current-process identifier. The execution-sequence element is a parameter of the CVM transition function. It defines the first branch of the transition function: whether the devices make a step or not. If the devices do not make a step we analyze the current-process identifier and determine whether the kernel or one of users makes progress. The current-process identifier is comprised by the CVM state. We will call these three cases of an execution, a *devices step*, a *kernel step*, and a *user step*, respectively.

The transition function of CVM has two parameters: a CVM state and an execution-sequence element. In case the execution-sequence element corresponds to some device, it comprises inputs from the external environment for this device. The step function returns an updated CVM state².

Devices step. A devices step boils down to an external step of the device specified by the execution-sequence element. Recall from Section 3.3 that an external step means a step taken as a response to an input generated by the external environment. The effect of a device step is to update the devices component of the CVM model.

Kernel step. If the current-process identifier component of the CVM model has a special value corresponding to the kernel process then a kernel step is taken. Kernel steps come in three flavors: (i) the kernel stays in the idle state, (ii) the kernel finishes

excluded from the CVM's latest version.

²In the formal theories the CVM step function additionally returns outputs to the external environment. We do not treat them in this document.




Figure 5.1: States and transitions of CVM.

its execution by switching to the idle state or to a user process, and (iii) the kernel performs a step of the abstract kernel component. The last step distinguishes between an ordinary C0 step of the abstract kernel and a primitive execution. The primitive execution occurs when the abstract kernel wants to invoke one of the CVM primitives. However, primitives are only declared in the code of the abstract kernel and called externally. Recall from Section 3.5 that the transition function of the C0 small-step semantics does not define effects of the external-call statement. Therefore a special treatment of such calls is required. For the case of a primitive invocation the CVM transition function defines which effect the primitive has on the user processes and/or the kernel.

User step. In case the current-process identifier has some value different from the one that corresponds to the kernel, the user process specified by the identifier makes a step. A user step distinguishes three cases: (i) an uninterrupted step, (ii) an interrupted step with an abort of user execution, and (iii) a step with interrupt which nevertheless allows us to perform a step of the user machine before interrupt handling. In the first case the step boils down to an update of the user process configuration by the VAMP assembly transition function. In case an interrupt occurs during the user step, the user has to be suspended and the kernel has to be invoked. The kernel invocation is required in order to handle the interrupt. The actions taken in the third case are simply a composition of the first and the second case.

The states and transitions of the CVM configuration excluding the devices are reflected in Figure 5.1.

5.2 Configurations

In this section we introduce a formal definition of the CVM model configurations and the initial configuration of CVM.

We denote the number of processes including the kernel that are allowed to run in

our system by the constant `PID_MAX`. We set

$$\text{PID_MAX} \stackrel{\text{def}}{=} 128.$$

For identifiers of user processes we introduce the following data type

$$\text{Procnum} \stackrel{\text{def}}{=} \{1..\text{PID_MAX} - 1\}.$$

Altogether user processes of the system are modeled as a mapping from process identifiers to VAMP assembly configurations. We use the following data type for that:

$$\text{Userprocs} \stackrel{\text{def}}{=} \text{Procnum} \mapsto C_{\text{ASM}}.$$

Configurations c_{CVM} of the Communication Virtual Machines model are represented by the the record C_{CVM} which has the following components:

- $ak :: C_{\text{C0}}^{\text{mono}}$: the configuration of the abstract kernel (including a type environment and a function table),
- $ups :: \text{Userprocs}$: the mapping of user processes,
- $ds :: C_{\text{DS}}$: the configuration of the devices system,
- $cup :: \text{Procnum}_{\perp}$: the current-process identifier, and
- $sr :: \mathbb{N}$, the status-register content used as a mask for interrupts.

The abstract kernel is modeled by the monolithic C0 small-step semantics configuration. Each user process is modeled by the VAMP assembly semantics. Configurations of the CVM model are by no means restricted to any particular instantiation of the devices system component. However, we will instantiate the devices-system component with the devices system of the underlying physical combined system from which the swap hard disk is removed. The identifier of a current process is modeled by option type $\text{Procnum}_{\perp}$: the value $\perp$ corresponds to the kernel while any value pid which belongs to the set Procnum corresponds to the process with number pid . The status register component represent the status register shared between the user processes. This design decision was taken due to the following reason.

The status register in VAMP ISA and assembly models is used to store interrupt masks. In particular, it is used to mask out interrupts from devices. Consider a scenario in which some user pid_1 masks out all devices but one. Let did be the identifier of this unmasked device. By this, the user pid_1 claims that it waits for an interrupt from the device did . The user processes are scheduled according to some policy, and eventually user pid_1 will be suspended while some other user pid_2 is resumed. During the execution of the process pid_2 the device did may produce an interrupt. However, it might be that the process pid_2 masks this interrupt out. If all other process do so as well, the process pid_1 will never see an interrupt from the desired device. By making the status register shared between the user processes we avoid such scenarios.

5.2.1 Abstract Kernel Program

Execution of the CVM semantics is parametrized with an abstract kernel code. It will be passed as an argument to many CVM-related definitions further in the thesis, e.g., the definition of the initial CVM configuration. We denote the abstract kernel C0 program as π_{AK} .

5.2.2 Initial Configuration

We start discussing the initial configuration of the CVM model by defining initial values of its components.

Initial Abstract Kernel

The standard approach of C0 semantics to create an initial local stack and a program rest is as follows. The local stack consists of one frame corresponding to the frame of the main function, the program rest is the body of the main function (except for the last return statement). If we choose the abstract-kernel dispatcher as the main function this does not fit our needs because we lose the last statement in the abstract kernel and cannot get the result of the abstract kernel execution. That is why, we artificially create a frame with only one variable of name that is not used neither in abstract kernel nor in CVM implementation (`abs_kernel_res`). We define the program rest as a call to `dispatcher_kernel()` with `abs_kernel_res` as a return variable.

The abstract-kernel dispatcher function has two formal parameters corresponding to the values of exceptional cause and exceptional data registers. The abstract kernel uses these values to proceed with interrupts and system calls. Below we define a function for the program rest of the abstract kernel. We will use it every time we need to obtain a kernel configuration after an interrupt signal. It is used in the definition of the initial CVM configuration as well.

Definition 5.1 (Initial program rest of the abstract kernel) Let eca and $edata$ be natural numbers. The initial program rest of the abstract kernel is defined with the function

$$\begin{aligned}
 ak_{\text{prog}} &:: \mathbb{N} \times \mathbb{N} \mapsto Stmt, \\
 ak_{\text{prog}}(eca, edata) &\stackrel{\text{def}}{=} sCall(abs_kernel_res, \\
 &\quad dispatcher_kernel, \\
 &\quad [lit(uns_gnd(eca)), lit(uns_gnd(edata))], \\
 &\quad 0).
 \end{aligned}$$

Isabelle: `cvm/kernel_step.abs_kernel_call_stmt`

The initial local-memory stack of the abstract kernel contains only a single frame with the variable `abs_kernel_res`. We do not care about the value of this variable as well as about the return g-variable of the frame.

Definition 5.2 (Initial local-memory stack of the abstract kernel) The initial value of the single frame in the local-memory stack of the abstract kernel is defined by the constant $ak_{\text{frame}} :: Mframe$:

$$\begin{aligned}
 ak_{\text{frame}}.ct &= A, \\
 ak_{\text{frame}}.st &= [(abs_kernel_res, uns_gnd_T)], \\
 ak_{\text{frame}}.init &= \emptyset.
 \end{aligned}$$

The initial local-memory stack of the abstract kernel is defined by the constant $ak_{\text{stack}} :: Mframe \times Gvar^*$:

$$ak_{\text{stack}} \stackrel{\text{def}}{=} [(ak_{\text{frame}}, A)].$$

Isabelle: `cvm/kernel_step.abs_kernel_stack`

With the help of Definitions 5.1 and 5.2 we introduce the function which takes some C0 small-step semantics configuration of the abstract kernel and transforms its local-memory stack and program rest to their initial states. We call this process *start of the abstract kernel*.

Definition 5.3 (Start of the abstract kernel) Let ak be a C0 small-step semantics configuration of the abstract kernel and let eca and $edata$ be natural numbers. The function

$$\begin{aligned} start-ak &:: C_{C0}^{\text{mono}} \times \mathbb{N} \times \mathbb{N} \mapsto C_{C0}^{\text{mono}}, \\ start-ak(ak, eca, edata) &\stackrel{\text{def}}{=} ak' \end{aligned}$$

yields the updated configuration ak' by coping all components of the C0 small-step semantics configuration from ak except for the local-memory stack and program rest which are set to their initial values:

$$\begin{aligned} ak'.mem.lm &= ak_{\text{stack}}, \\ ak'.prog &= ak_{\text{prog}}(eca, edata). \end{aligned}$$

Isabelle: `cvm/kernel_step.start_abs_kernel`

Finally, we can define the initial configuration of the abstract kernel. For this we construct a C0 small-step semantics configuration with an arbitrary program rest and local-memory stack. The global- and heap-memory frames of this configuration are set to their initial values by means of the function defined in Section 3.5.5. We start the abstract kernel from this configuration and by this obtain the initial configuration of the abstract kernel.

Definition 5.4 (Initial configuration of the abstract kernel) Let $\hat{c}$ be a monolithic C0 small-step semantics configuration, such that:

$$\begin{aligned} \hat{c}.te &= \pi_{AK}.te, \\ \hat{c}.ft &= \pi_{AK}.ft, \\ \hat{c}.mem.gm &= init_{gm}(\pi_{AK}.gst), \\ \hat{c}.mem.lm &= A, \\ \hat{c}.mem.hm &= init_{hm}, \\ \hat{c}.prog &= A. \end{aligned}$$

The initial configuration of the abstract kernel is constructed by means of the following function:

$$\begin{aligned} ak_{\text{init}} &:: \Pi_{C0} \mapsto C_{C0}^{\text{mono}}, \\ ak_{\text{init}}(\pi_{AK}) &\stackrel{\text{def}}{=} start-ak(\hat{c}, 1, 0). \end{aligned}$$

Isabelle: `cvm/cvm_correct/cvm_init.init_cvm`

Note, that the values of eca and $edata$ parameters of the function $start-ak$ correspond to the reset interrupt.

Initial User Processes

In the initial state a user process has its program counters as well as all general-purpose registers set to zero values. The memory is arbitrary. Initialization of the special-purpose registers is more involved.

- The register sr is set to $8254 = \langle 0^{18}10000000111110 \rangle$ which masks out all interrupts except for the illegal, misalignment, page faults, trap, and timer. All of these interrupts except for the timer are unmaskable; we do not allow to mask the timer interrupt in order to guarantee liveness of the system.
- The register pto is set to $1024 + (pid - 1) \cdot 9$ where pid is a process-identifier — this distributes page-table origins across the page table space with equal segments between the origins of each two consecutive processes. To implement 4GB of virtual memory the page tables of user processes altogether should contain 2^{20} entries or 2^{10} pages of entries. Initially this provides 8 pages for each process. To align page tables of each process to page borders we add additionally one page to each process, i.e., 9.
- The register ptl is set to -1 which denotes that no process has allocated virtual memory.
- The register $mode$ is set to 1 which correspond to the user mode.
- All other special-purpose registers are set to zero.

The initial configuration of a user processes is introduced formally in the following definition.

Definition 5.5 (Initial configuration of the user processes) The initial configuration of the user processes

$$ups_{init} :: Userprocs$$

is obtained by initializing all processes following the text above:

$$\begin{aligned} ups_{init}(pid).dpc &= 0, \\ ups_{init}(pid).pc &= 0, \\ ups_{init}(pid).gpr &= 0^{32}, \\ ups_{init}(pid).spr[r] &= \begin{cases} 8254 & \text{if } r = sr \\ 1024 + (pid - 1) \cdot 9 & \text{if } r = pto \\ -1 & \text{if } r = ptl \\ 1 & \text{if } r = mode \\ 0 & \text{otherwise} \end{cases}, \\ ups_{init}(pid).m &= A. \end{aligned}$$

Isabelle: `cvm/cvm_correct/cvm_init.init_process`

Initial Devices

Naturally, after a computer power up we know nothing about states of the devices. The only requirement imposed by the CVM model is that there must be no swap hard disk

because the swapping is invisible in the model. Thus, we define the initial state of the devices system by means of the function which takes some configuration of the devices system and removes the swap hard disk from it. We denote the position (index) of the hard disk by the constant `SWAP_DID` which could be instantiated later according to a particular CVM implementation.

Definition 5.6 (Initial configuration of the devices system) Let ds be a devices system. The initial configuration of the devices system in the CVM model is obtained by making the swap hard disk an illegal device:

$$ds_{\text{init}} :: C_{\text{DS}} \mapsto C_{\text{DS}},$$

$$ds_{\text{init}}(ds) \stackrel{\text{def}}{=} ds',$$

such that

$$ds'(did) = \begin{cases} \text{idle-dev} & \text{if } did = \text{SWAP_DID} \\ ds(did) & \text{otherwise} \end{cases}.$$

Isabelle: `cvm/cvm_correct/cvm_init.init_dev`

Altogether

Exploiting the definitions of initial configurations of the individual CVM components we are able to define the initial configuration of the whole CVM. Initial configurations of the abstract kernel, user processes, and devices system are stated with the help of Definitions 5.4, 5.5, and 5.6, respectively. The current-process identifier is set to $\perp$ while the value of the status register component is set to 8254 due to the same reasons as in Definition 5.5.

Definition 5.7 (Initial CVM configuration) Let ds be a devices system. The initial configuration c_{CVM}^0 is obtained by means of the function

$$cvm_{\text{init}} :: \Pi_{\text{C0}} \times C_{\text{DS}} \mapsto C_{\text{CVM}},$$

$$cvm_{\text{init}}(\pi_{\text{AK}}, ds) \stackrel{\text{def}}{=} c_{\text{CVM}}^0,$$

such that

$$\begin{aligned} c_{\text{CVM}}^0.ak &= ak_{\text{init}}(\pi_{\text{AK}}), \\ c_{\text{CVM}}^0.ups &= ups_{\text{init}}, \\ c_{\text{CVM}}^0.ds &= ds_{\text{init}}(ds), \\ c_{\text{CVM}}^0.cup &= \perp, \\ c_{\text{CVM}}^0.sr &= 8254. \end{aligned}$$

Isabelle: `cvm/cvm_correct/cvm_init.init_cvm_sys`

5.3 Semantics

This section formally defines the transition function of the CVM model. We start the section by introducing interrupts to the VAMP assembly model which we use to define user processes. The transition function of the CVM model distinguishes three cases: a user step, a kernel step, and a devices step. We proceed by formalizing each of the cases.

5.3.1 Dealing with Interrupts

Recall from Section 3.2 that the VAMP assembly model lacks interrupts. The decision not to integrate an interrupt mechanism into this model is made because all assembly-written system-software we treat in the project do not produce unwanted interrupts. However we decided to model user processes by means of the VAMP assembly semantics as well. In general, we do not know what code a user wants to execute — a user program easily may produce an interrupt. Because of that we introduce interrupts into the VAMP assembly model.

Interrupt Signals

In the following we define predicates over VAMP assembly configurations c_{ASM} which denote that a particular interrupt takes place. The definitions are stated in the same way as in the formal specification of the VAMP ISA model and the respective equivalence theorems are proven. A general idea behind the definitions is that interrupt signals are ordered according to their indexes (cf. Table 3.3): an interrupt with index j is defined as an absence of all interrupts with indices $i < j$ plus an essential condition for the interrupt j .

Instruction misalignment. In Section 3.2 we have already defined the predicate $\text{no-imal}(c_{\text{ASM}})$ which denotes that no instruction misalignment occurs in the configuration c_{ASM} . Negating this predicate gives us the definition for an instruction misalignment interrupt:

$$\text{is-imal}_{\text{ASM}}(c_{\text{ASM}}) \stackrel{\text{def}}{=} \neg \text{no-imal}(c_{\text{ASM}}).$$

Page-table length exception on fetch. In case there is an attempt to fetch an instruction from a memory address beyond the amount of available virtual memory a page-table length exception on fetch (PTL exception on fetch, shortly) occurs. The memory address at which an instruction is supposed to be fetched is specified by the delayed program counter $c_{\text{ASM}}.\text{dpc}$. The ptl register denotes the number of the last virtual memory page a user process has, e.g., 0 denotes that one user-memory page is allocated, 1 denotes two pages, etc. The value -1 denotes that a use has no virtual memory. Then, a page-table length exception on fetch is formally defined as follows:

$$\begin{aligned} \text{is-ptlexcp-f}_{\text{ASM}}(c_{\text{ASM}}) &\stackrel{\text{def}}{=} \neg \text{is-imal}_{\text{ASM}}(c_{\text{ASM}}) \\ &\wedge \quad c_{\text{ASM}}.\text{dpc} \geq i2n((c_{\text{ASM}}.\text{spr}[\text{ptl}] + 1) \cdot \text{PAGE_SIZE}). \end{aligned}$$

Illegal instruction. An illegal-instruction interrupt occurs in a configuration c_{ASM} in three cases: (i) the current instruction $\text{instr} = \text{instr}(c_{\text{ASM}})$ cannot be decoded, or (ii) the return from exception is attempted in user mode, or (iii) special move instructions are executed in user mode. Formally, for a user machine:

$$\begin{aligned} \text{is-ill}_{\text{ASM}}(c_{\text{ASM}}) &\stackrel{\text{def}}{=} \neg \text{is-imal}_{\text{ASM}}(c_{\text{ASM}}) \\ &\wedge \quad \neg \text{is-ptlexcp-f}_{\text{ASM}}(c_{\text{ASM}}) \\ &\wedge \quad (\neg \text{decodable}(c_{\text{ASM}}.\text{m}_{\text{word}}(c_{\text{ASM}}.\text{dpc})) \\ &\quad \vee \text{is-instr-rfe}(\text{instr}) \\ &\quad \vee \text{is-instr-movi2s}(\text{instr}) \\ &\quad \vee \text{is-instr-movs2i}(\text{instr})). \end{aligned}$$

Data misalignment. In Section 3.2 we have already defined the predicate $no-dmal(c_{ASM})$ denoting absence of data misalignments in the assembly configuration c_{ASM} . We use the negation of this predicate and the absence of higher priority interrupts in order to define a data-misalignment signal:

$$\begin{aligned} is-dmal_{ASM}(c_{ASM}) &\stackrel{\text{def}}{=} \neg is-imal_{ASM}(c_{ASM}) \\ &\wedge \neg is-ptlexcp-f_{ASM}(c_{ASM}) \\ &\wedge \neg is-ill_{ASM}(c_{ASM}) \\ &\wedge \neg no-dmal(c_{ASM}). \end{aligned}$$

Page-table length exception on load/store. This exception is close in meaning to a PTL exception on fetch. Suppose a load or store operation takes place, which is expressed as $is-ls(instr(c_{ASM}))$. In case a memory address of the operation, denoted as $ls-target(c_{ASM})$, has a value beyond the amount of available virtual memory a PTL exception on load/store occurs. Formally:

$$\begin{aligned} is-ptlexcp-ls_{ASM}(c_{ASM}) &\stackrel{\text{def}}{=} \neg is-imal_{ASM}(c_{ASM}) \\ &\wedge \neg is-ptlexcp-f_{ASM}(c_{ASM}) \\ &\wedge \neg is-ill_{ASM}(c_{ASM}) \\ &\wedge \neg is-dmal_{ASM}(c_{ASM}) \\ &\wedge is-ls(instr(c_{ASM})) \\ &\wedge ls-target(c_{ASM}) \geq i2n((c_{ASM}.spr[ptl] + 1) \cdot \text{PAGE_SIZE}). \end{aligned}$$

Trap. A trap interrupt happens whenever the trap instruction is executed. Section 3.2 defines the predicate $is-instr-trap(instr)$ over instruction $instr$ which we exploit here:

$$\begin{aligned} is-trap_{ASM}(c_{ASM}) &\stackrel{\text{def}}{=} \neg is-imal_{ASM}(c_{ASM}) \\ &\wedge \neg is-ptlexcp-f_{ASM}(c_{ASM}) \\ &\wedge \neg is-ill_{ASM}(c_{ASM}) \\ &\wedge is-instr-trap(instr(c_{ASM})). \end{aligned}$$

Overflow. In order to define an overflow interrupt signal let us first define the predicate $is-arith-ovf(c_{ASM}, instr)$ which holds in case the results of particular arithmetic operations cannot be represented as VAMP assembly integer numbers. The predicate is defined by induction on the instruction.

$$\begin{aligned} is-arith-ovf(c_{ASM}, \text{addio}(rd, rs, imm)) &\stackrel{\text{def}}{=} \neg \mathbb{Z}_{32} \sqrt{(gpr-read_{ASM}(c_{ASM}.gpr, rs) + imm)} \\ is-arith-ovf(c_{ASM}, \text{subio}(rd, rs, imm)) &\stackrel{\text{def}}{=} \neg \mathbb{Z}_{32} \sqrt{(gpr-read_{ASM}(c_{ASM}.gpr, rs) - imm)} \\ is-arith-ovf(c_{ASM}, \text{addo}(rd, rs_1, rs_2)) &\stackrel{\text{def}}{=} \neg \mathbb{Z}_{32} \sqrt{(gpr-read_{ASM}(c_{ASM}.gpr, rs_1) \\ &\quad + gpr-read_{ASM}(c_{ASM}.gpr, rs_2))} \\ is-arith-ovf(c_{ASM}, \text{subo}(rd, rs_1, rs_2)) &\stackrel{\text{def}}{=} \neg \mathbb{Z}_{32} \sqrt{(gpr-read_{ASM}(c_{ASM}.gpr, rs_1) \\ &\quad - gpr-read_{ASM}(c_{ASM}.gpr, rs_2))} \end{aligned}$$

For all remaining instructions the predicate returns false.

Having this, the overflow interrupt is defined as follows:

$$\begin{aligned}
is-ovf_{ASM}(c_{ASM}) &\stackrel{\text{def}}{=} \neg is-imal_{ASM}(c_{ASM}) \\
&\wedge \neg is-ptlexcp-f_{ASM}(c_{ASM}) \\
&\wedge \neg is-ill_{ASM}(c_{ASM}) \\
&\wedge is-arith-ovf(c_{ASM}, instr(c_{ASM})).
\end{aligned}$$

Interrupt Mechanism

So far we have defined individual predicates for particular internal interrupts that may occur in an assembly configuration c_{ASM} . Our next goal is to define a JISR (jump to interrupt-service routine) signal at the assembly level.

We collect all internal interrupts into a bit vector of internal-interrupt signals. The next definition introduces the function *int-intr-bv* which is used for that. The resulting vector of internal interrupts is constructed according to interrupt indices from Table 3.3 and is represented in little-endian encoding.

Definition 5.8 (Bit vector of internal interrupts) A bit vector collecting all internal interrupt signals in a VAMP assembly configuration c_{ASM} is computed by means of the function

$$\begin{aligned}
int-intr-bv(c_{ASM}) &\stackrel{\text{def}}{=} [bool2bit(is-ovf_{ASM}(c_{ASM})), \\
&\quad bool2bit(is-trap_{ASM}(c_{ASM})), \\
&\quad bool2bit(is-ptlexcp-ls_{ASM}(c_{ASM})), \\
&\quad bool2bit(is-ptlexcp-f_{ASM}(c_{ASM})), \\
&\quad bool2bit(is-imal_{ASM}(c_{ASM}) \vee is-dmal_{ASM}(c_{ASM})), \\
&\quad bool2bit(is-ill_{ASM}(c_{ASM}))].
\end{aligned}$$

Isabelle: `cvm/cvminterrupts.int.interrupts.bv`

Among all the considered internal interrupts only an overflow interrupt is maskable. All external interrupts besides the reset are maskable. In the following we assume *msk* to be a mask pattern for both internal and external interrupts. We represent *msk* as a natural number. The next definition formally introduces the internal part of the masked cause bit vector.

Definition 5.9 (Bit vector of an internal masked cause) Let c_{ASM} be a VAMP assembly configuration, and let *msk* be an interrupt-mask pattern. A bit vector of an internal masked cause is computed by means of the function

$$\begin{aligned}
mca_{Bv}^{int} &:: C_{ASM} \times \mathbb{N} \mapsto Bv, \\
mca_{Bv}^{int}(c_{ASM}, msk)[i] &\stackrel{\text{def}}{=} \begin{cases} 0 & \text{if } i = 5 \wedge bin(msk)[6] = 0 \\ int-intr-bv(c_{ASM})[i] & \text{otherwise} \end{cases}.
\end{aligned}$$

Isabelle: `cvm/cvminterrupts.int.mca.bv`

In a similar fashion we define a function which computes a bit vector of an external masked cause. In Section 3.4 we have defined the function *intr-dev-bv* which collects

external interrupt signals from a devices system in a single bit vector. By applying a bitwise conjunction with an appropriate part of the mask we obtain a bit vector of an external masked cause.

Definition 5.10 (Bit vector of an external masked cause) Let c_{DS} be a devices system and let msk be an interrupt-mask pattern. A bit vector of an external masked cause is computed by means of the function

$$mca_{Bv}^{ext} :: C_{DS} \times \mathbb{N} \mapsto Bv,$$

$$mca_{Bv}^{ext}(c_{DS}, msk)[i] \stackrel{\text{def}}{=} \text{bool2bit}(\text{bin}(msk)[13+i] = 1 \wedge \text{intr-dev-bv}(c_{DS})[i] = 1).$$

Isabelle: `cvm/cvminterrupts.ext_mca_bv`

We have to deal with the JISR signal in two cases: (i) when an interrupt occurs during a user execution, and (ii) when the function `cvm_wait()` is being executed. In the former case we consider both internal and external interrupts while in the later case we are interested only in external interrupt signals. In order to use the same formal definitions in both cases we introduce the following trick. The remaining definitions in this subsection will have an argument p of the option type $C_{ASM\perp}$. Whenever the value of p is $\lfloor c_{ASM} \rfloor$ we know that p corresponds to some user process modeled by an assembly configuration c_{ASM} . Here we deal with the former case and internal interrupts will be computed in the configuration c_{ASM} . Otherwise, p has value of $\perp$ which corresponds to an execution of the `cvm_wait()` function within the kernel.

Altogether, a masked-cause bit vector is defined as follows. We simply concatenate (i) a bit vector of external interrupts which stores external interrupt signals with indices from 20 down to 13, (ii) a list of seven zeros representing interrupts with indices from 12 down to 7 which we do not use in this thesis, and (iii) internal interrupts vector concatenated with a zero value of the reset interrupt in case we are computing interrupts of some user process, or a list of seven zeros in case we are computing interrupts for the `cvm_wait()` function. Actually, 11 zeros should precede this vector (to get the corresponding bit vector of length 32), but since we will convert it to the natural number we can omit them. Formally this is expressed in the following definition.

Definition 5.11 (Bit vector of a masked cause) Let p be of type $C_{ASM\perp}$, let c_{DS} be devices-system configuration, and let msk be an interrupt-mask pattern. A bit vector of a masked cause is computed by means of the function

$$mca_{Bv} :: C_{ASM\perp} \times C_{DS} \times \mathbb{N} \mapsto Bv,$$

$$mca_{Bv}(p, c_{DS}, msk) \stackrel{\text{def}}{=} \begin{cases} mca_{Bv}^{ext}(c_{DS}, msk) \circ 0^{13} & \text{if } p = \perp \\ mca_{Bv}^{ext}(c_{DS}, msk) \circ 0^6 \circ mca_{Bv}^{int}(c_{ASM}, msk) \circ 0 & \text{if } p = \lfloor c_{ASM} \rfloor \end{cases}.$$

Isabelle: `cvm/cvminterrupts.mca_bv`

Additionally, we define a function which represents a bit vector of a masked cause as a natural number:

$$mca_{\mathbb{N}}(p, c_{DS}, msk) \stackrel{\text{def}}{=} \langle mca_{Bv}(p, c_{DS}, msk) \rangle.$$

Altogether, we can introduce a definition of the JISR signal which we will use for formal specification of the CVM semantics.

Definition 5.12 (JISR for CVM) Let p be of type $C_{\text{ASM}\perp}$, let c_{DS} be devices-system configuration, and let msk be an interrupt-mask pattern. The JISR signal is on if at list one bit of the masked-cause bit vector is on. Formally this is defined by means of the following predicate:

$$\begin{aligned} is-jisr_{\text{CVM}} &:: C_{\text{ASM}\perp} \times C_{\text{DS}} \times \mathbb{N} \mapsto \mathbb{B}, \\ is-jisr_{\text{CVM}}(p, c_{\text{DS}}, msk) &\stackrel{\text{def}}{=} \exists i : mca_{Bv}(p, c_{\text{DS}}, msk)[i] = 1. \end{aligned}$$

Isabelle: `cvm/cvminterrupts.jisr`

In case of `cvm_wait()` we do not have any parameters for the interrupt handling. In case of user internal interrupts we use $edata_{\mathbb{N}}$ to calculate this parameter.

Definition 5.13 (Exceptional data) The exceptional data for c_{ASM}

$$edata_{\mathbb{N}} :: C_{\text{ASM}} \mapsto \mathbb{N}$$

is defined as

- the delayed program counter in case of a page fault interrupt on fetch,
- the load/store target address in case of an interrupt on load/store, and
- the immediate constant in case of a trap instruction.

In all other cases the yielded value is 0:

$$edata_{\mathbb{N}}(c_{\text{ASM}}) \stackrel{\text{def}}{=} \begin{cases} c_{\text{ASM}}.dpc & \text{if } is-imal_{\text{ASM}}(c_{\text{ASM}}) \vee is-ptlexcp-f_{\text{ASM}}(c_{\text{ASM}}) \\ ls-target(c_{\text{ASM}}) & \text{if } \neg is-ill_{\text{ASM}}(c_{\text{ASM}}) \wedge is-ls(instr(c_{\text{ASM}})) \\ i2n(imm(instr(c_{\text{ASM}}))) & \text{if } is-trap_{\text{ASM}}(c_{\text{ASM}}) \\ 0 & \text{otherwise} \end{cases}.$$

Isabelle: `cvm/cvminterrupts.edata_nat`

5.3.2 Transitions

We continue by defining the transition function δ_{CVM} of the CVM model. The parameters of the transition function are (i) a CVM model configuration $c_{\text{CVM}} :: C_{\text{CVM}}$, and (ii) an execution-sequence element $s :: SeqEl$. In case the sequence element corresponds to a processor step either the kernel or some user makes progress. Otherwise, δ_{CVM} boils down to a step of some device.

The CVM transition function yields either an error constant $\perp$ or an updated configuration of the CVM model. Thus the signature of the CVM transition function³ is

$$\delta_{\text{CVM}} :: C_{\text{CVM}} \times SeqEl \mapsto C_{\text{CVM}\perp}.$$

³As mentioned before, in Isabelle the definition of the CVM step function also has device outputs to the external environment together with respective device identifiers.

Depending on the execution sequence element s and the current-process identifier $c_{\text{CVM}}.\text{cup}$ the CVM transition function $\delta_{\text{CVM}}(c_{\text{CVM}}, s)$ distinguishes three cases:

- the devices step: s corresponds to some device,
- the user step: s corresponds to the processor and $c_{\text{CVM}}.\text{cup}$ corresponds to some user-process identifier, and
- the kernel step: s corresponds to the processor and $c_{\text{CVM}}.\text{cup}$ corresponds to the kernel.

In the remaining part of this section we define the respective functions $\text{step}_{\text{devs}}$, $\text{step}_{\text{user}}$, and $\text{step}_{\text{kernel}}$ for each of these cases. The overall definition of the CVM transition function is formally stated as follows:

$$\delta_{\text{CVM}}(c_{\text{CVM}}, s) \stackrel{\text{def}}{=} \begin{cases} \lfloor \text{step}_{\text{user}}(c_{\text{CVM}}) \rfloor & \text{if } s = \text{Proc} \wedge c_{\text{CVM}}.\text{cup} = \lfloor \text{pid} \rfloor \\ \text{step}_{\text{kernel}}(c_{\text{CVM}}) & \text{if } s = \text{Proc} \wedge c_{\text{CVM}}.\text{cup} = \perp \\ \lfloor \text{step}_{\text{devs}}(c_{\text{CVM}}, \text{did}, \text{eifi}) \rfloor & \text{if } s = \text{Dev}(\text{did}, \text{eifi}) \end{cases}.$$

Before going into details of user, kernel and device steps let us formally introduce a function which performs multiple steps of the CVM model. The multiple-step function of the CVM δ_{CVM}^n is defined by induction on the step number n :

$$\delta_{\text{CVM}}^n :: \mathbb{N} \times C_{\text{CVM}} \times \text{Seq} \mapsto C_{\text{CVM}\perp},$$

$$\begin{aligned} \delta_{\text{CVM}}^0(c_{\text{CVM}}, \text{seq}) &\stackrel{\text{def}}{=} \lfloor c_{\text{CVM}} \rfloor \\ \delta_{\text{CVM}}^{n+1}(c_{\text{CVM}}, \text{seq}) &\stackrel{\text{def}}{=} \begin{cases} \perp & \text{if } \delta_{\text{CVM}}^n(c_{\text{CVM}}, \text{seq}) = \perp \\ \delta_{\text{CVM}}^n(c_{\text{CVM}}^n, \text{seq}(n)) & \text{if } \delta_{\text{CVM}}^n(c_{\text{CVM}}, \text{seq}) = \lfloor c_{\text{CVM}}^n \rfloor \end{cases}. \end{aligned}$$

5.3.3 Devices Step

We start defining individual cases of the CVM transition function by introducing device steps as they turn out to be the easiest. A device step is taken as a response to an input from the external environment. Therefore, the device step boils down to an application of the external device step function $\delta_{\text{DS}}^{\text{EXT}}$ introduced in Section 3.3.

Definition 5.14 (Devices step) Let c_{CVM} be a configuration of the CVM model, let did be a device identifier, and let eifi be a generalized input from the external environment. A device step is specified by the function

$$\text{step}_{\text{devs}} :: C_{\text{CVM}} \times \text{Devnum} \times \text{Eifi}_{\text{GD}} \mapsto C_{\text{CVM}}$$

which produces an updated CVM configuration

$$\text{step}_{\text{devs}}(c_{\text{CVM}}, \text{did}, \text{eifi}) \stackrel{\text{def}}{=} c'_{\text{CVM}},$$

such that

$$c'_{\text{CVM}}.\text{ds} = \delta_{\text{DS}}^{\text{EXT}}(c_{\text{CVM}}.\text{ds}, \text{did}, \text{eifi}).$$

Isabelle: `cvm/cvmstep.cvmstep`

5.3.4 User Step

User steps are modeled by the function $step_{\text{user}}$ which, in essence, distinguishes three cases: (i) a user step without interrupts, (ii) a user step with an interrupt that aborts the user execution (illegal, misalignment or PTL exception), and (iii) a user step with an interrupt which allows us to take a step (external interrupts, trap, and overflow). User steps without interrupts boil down to an application of the VAMP assembly transition function to the user process which is making a step. Steps with interrupts results in setting the current-process identifier to the kernel value and the abstract-kernel invocation. Semantics of the user processes modification depends on the kind of interrupt. In case (ii) the user is not changed, otherwise it makes a step as in case (i). Altogether, the function $step_{\text{user}}$ updates the CVM-state components for user processes, the current-process identifier, and the abstract kernel.

Definition 5.15 (User step) Let c_{CVM} be a configuration of the CVM model. A user step is specified by the function $step_{\text{user}} :: C_{\text{CVM}} \mapsto C_{\text{CVM}}$ which yields an updated CVM configuration $c'_{\text{CVM}} = step_{\text{user}}(c_{\text{CVM}})$, such that

$$\begin{aligned} c'_{\text{CVM}}.ups &\stackrel{\text{def}}{=} update\text{-}ups(c_{\text{CVM}}), \\ c'_{\text{CVM}}.cup &\stackrel{\text{def}}{=} update\text{-}cup(c_{\text{CVM}}), \\ c'_{\text{CVM}}.ak &\stackrel{\text{def}}{=} update\text{-}ak(c_{\text{CVM}}). \end{aligned}$$

Isabelle: `cvm/user_step.usercompute`

Before we formally define the functions $update\text{-}ups$, $update\text{-}cup$, and $update\text{-}ak$, let us introduce the predicate which tests whether interrupts allow a user process to make progress.

Definition 5.16 (User-step progress) Let c_{CVM} be a configuration of the CVM model. We test whether it is possible to make progress in c_{ASM} by means of the predicate

$$\begin{aligned} is\text{-}progress(c_{\text{ASM}}) &\stackrel{\text{def}}{=} \neg is\text{-}ill_{\text{ASM}}(c_{\text{ASM}}) \\ &\wedge \neg is\text{-}imal_{\text{ASM}}(c_{\text{ASM}}) \wedge \neg is\text{-}dmal_{\text{ASM}}(c_{\text{ASM}}) \\ &\wedge \neg is\text{-}ptlexcp\text{-}f_{\text{ASM}}(c_{\text{ASM}}) \wedge \neg is\text{-}ptlexcp\text{-}ls_{\text{ASM}}(c_{\text{ASM}}). \end{aligned}$$

Isabelle: `cvm/user_step.user_step_progress`

Update of User Processes

The current process modeled by an assembly configuration c_{ASM} can perform a step only in case no interrupts occur in c_{ASM} or interrupts do not abort the user execution. In case the current process is able to make a step its assembly configuration c_{ASM} has to be updated with the assembly step function δ_{ASM} . Configurations of all other user process remain the same. Such update of the user processes mapping of the CVM model is formally handled in the following definition.

Definition 5.17 (Single user step) Let ups be a mapping of user processes and let

cup be a process identifier. A single transition of the process identified by cup is made by means of the function

$$one\text{-}user\text{-}step :: Userprocs \times Procnum \mapsto Userprocs$$

which yields an updated user-processes mapping $ups' = one\text{-}user\text{-}step(ups, cup)$, such that

$$ups'(pid) \stackrel{\text{def}}{=} \begin{cases} \delta_{ASM}(ups(cup)) & \text{if } pid = cup \\ ups(pid) & \text{otherwise} \end{cases}.$$

Isabelle: `cvm/user_step.one_user_step`

With the help of Definitions 5.16 and 5.17 we are able to formally specify how the user-processes mapping of the CVM model is updated in case of a user step.

Definition 5.18 (Update of user processes in a user step) Let c_{CVM} be a configuration of the CVM model. Let $[cup] = c_{CVM}.cup$ be the current-process identifier of c_{CVM} . The function $update\text{-}ups :: C_{CVM} \mapsto Userprocs$ performs a single user step of the process identified by cup in case this process is able to make progress:

$$update\text{-}ups(c_{CVM}) \stackrel{\text{def}}{=} \begin{cases} one\text{-}user\text{-}step(c_{CVM}.ups, cup) & \text{if } is\text{-}progress(c_{CVM}.ups(cup)) \\ c_{CVM}.ups & \text{otherwise} \end{cases}.$$

Isabelle: `cvm/user_step.userprocesses_step`

Update of the Current-Process Identifier

We update the current-process identifier in a user step as follows. If there is an interrupt raised in the user-process configuration associated with the current-process identifier, then we assign to the current-process identifier the value $\perp$. This will invoke the kernel in the next CVM step. Otherwise, we just keep the value of the current-process identifier the same. Formally this is stated in the next definition.

Definition 5.19 (Update of the current-process identifier in a user step) Let c_{CVM} be a configuration of the CVM model. Let $[cup] = c_{CVM}.cup$ be the current-process identifier of c_{CVM} . The CVM-state component for the current-process identifier is updated in a user step by means of the function

$$update\text{-}cup :: c_{CVM} \mapsto Procnum_{\perp},$$

$$update\text{-}cup(c_{CVM}) \stackrel{\text{def}}{=} \begin{cases} \perp & \text{if } is\text{-}jISR_{CVM}([c_{CVM}.ups(cup)], c_{CVM}.ds, c_{CVM}.sr) \\ cup & \text{otherwise} \end{cases}.$$

Isabelle: `cvm/user_step.currentp_step`

Update of the Abstract Kernel

Likewise updating the current-process identifier we make a case distinction on the JISR signal when updating the abstract-kernel component of CVM. In case an interrupt occurs in the assembly configuration of the current user process we are supposed to invoke the

abstract kernel. Therefore the abstract-kernel component of the CVM state is updated by means of the function *start-ak* (cf. Definition 5.3). In case no interrupt signal is raised we simply leave the abstract-kernel component unchanged. This is formalized in the next definition.

Definition 5.20 (Update of the abstract kernel in a user step) Let c_{CVM} be a configuration of the CVM model, let $\lfloor \text{cup} \rfloor = c_{\text{CVM}}.\text{cup}$ be the current-process identifier, let $c_{\text{ASM}} = c_{\text{CVM}}.\text{ups}(\text{cup})$ be a VAMP assembly configuration of the current process of c_{CVM} , let $c_{\text{DS}} = c_{\text{CVM}}.\text{ds}$ be a devices system of c_{CVM} , and let $\text{msk} = c_{\text{CVM}}.\text{sr}$ be an interrupt mask specified by the status register of c_{CVM} . Additionally, let us agree that $\text{mca} = \text{mca}_{\mathbb{N}}(\lfloor c_{\text{ASM}} \rfloor, c_{\text{DS}}, \text{msk})$ and $\text{edata} = \text{edata}_{\mathbb{N}}(c_{\text{ASM}})$. The function $\text{update-ak} :: C_{\text{CVM}} \mapsto C_{\text{C0}}$ yields an updated abstract-kernel component of the CVM state:

$$\text{update-ak}(c_{\text{CVM}}) \stackrel{\text{def}}{=} \begin{cases} \text{start-ak}(c_{\text{CVM}}.\text{ak}, \text{mca}, \text{edata}) & \text{if } \text{is-jisr}_{\text{CVM}}(\lfloor c_{\text{ASM}} \rfloor, c_{\text{DS}}, \text{msk}) \\ c_{\text{CVM}}.\text{ak} & \text{otherwise} \end{cases}.$$

Isabelle: `cvm/user_step.kernel_step.user`

5.3.5 Kernel Step

There are three top-level cases of a kernel step modeled by the function $\text{step}_{\text{kernel}}$:

- waiting for interrupts from devices,
- finishing the kernel execution, and
- a step of the abstract kernel.

The first case models a situation when there is not even a single user-process in the system to be resumed. In this case, the kernel has no jobs to accomplish, and hence its configuration remains the same. We say that the kernel is *waiting for interrupts* in this situation. If an interrupt occurs, the kernel will be restarted.

The second case handles a switch from the kernel execution either to an execution of the next scheduled user process, or to the idle state defined in the first case.

The last case models a step of the abstract kernel. This step boils down to two cases: a simple C0 step of the abstract kernel or an execution of some CVM primitive.

In the following we formally define three functions *wait-intr*, *end-kernel*, and *exec-ak* which correspond to the three possible cases of kernel step. With the help of these functions we introduce the top-level function for kernel steps $\text{step}_{\text{kernel}}$. It simply makes a case distinction between the three functions mentioned above. It is indicated by the program rest of the abstract kernel which of the three cases happens. The kernel computation boils down to *wait-intr* if the program rest contains a single assembly statement. This situation is created artificially and is formally stated in Definition 5.26 further. An end of the kernel execution modeled by *end-kernel* occurs if the program rest contains a single empty statement. This corresponds to the state when there is no remaining statements of the kernel yet to be executed. If none of these criteria is met the function $\text{step}_{\text{kernel}}$ is nothing but the execution of the abstract kernel. Formally, the kernel step is introduced in the next definition.

Definition 5.21 (Kernel step) Let c_{CVM} be a configuration of the CVM model. The

function $step_{\text{kernel}} :: C_{\text{CVM}} \mapsto C_{\text{CVM}\perp}$ specifies a kernel step of CVM:

$$step_{\text{kernel}}(c_{\text{CVM}}) \stackrel{\text{def}}{=} \begin{cases} \lfloor wait\text{-}intr(c_{\text{CVM}}) \rfloor & \text{if } is\text{-}asm(c_{\text{CVM}}.ak.prog) \\ end\text{-}kernel(c_{\text{CVM}}) & \text{if } is\text{-}skip(c_{\text{CVM}}.ak.prog) . \\ exec\text{-}ak(c_{\text{CVM}}) & \text{otherwise} \end{cases}$$

Isabelle: `cvm/kernel_step.kernelcompute`

Waiting for Interrupts

In case there are no user processes which can be executed after a kernel computation the kernel ends in the *waiting for interrupts* state. A step of the CVM model in this situation is either a fixpoint in case there is no pending devices interrupts, or a *start of the abstract kernel*, otherwise. The next definition formalizes the case. Note that, we determine whether any device in the CVM state c_{CVM} has raised an interrupt signal by means of the function $is\text{-}j isr_{\text{CVM}}(\perp, c_{\text{CVM}}.ds, c_{\text{CVM}}.sr)$ (cf. Definition 5.12). Its first parameter $\perp$ reflects the fact that only external interrupts from the devices $c_{\text{CVM}}.ds$ are to be considered.

Definition 5.22 (Waiting for interrupts) Let c_{CVM} be a configuration of the CVM model. The function $wait\text{-}intr :: C_{\text{CVM}} \mapsto C_{\text{CVM}}$ yields an updated CVM state c'_{CVM} in case the devices $c_{\text{CVM}}.ds$ produce an interrupt, or has no effect on c_{CVM} , otherwise:

$$wait\text{-}intr(c_{\text{CVM}}) \stackrel{\text{def}}{=} \begin{cases} c'_{\text{CVM}} & \text{if } is\text{-}j isr_{\text{CVM}}(\perp, c_{\text{CVM}}.ds, c_{\text{CVM}}.sr) \\ c_{\text{CVM}} & \text{otherwise} \end{cases}.$$

The updated CVM configuration c'_{CVM} differs from c_{CVM} only in the abstract-kernel component:

$$c'_{\text{CVM}}.ak = start\text{-}ak(c_{\text{CVM}}.ak, mca_{\mathbb{N}}(\perp, c_{\text{CVM}}.ds, c_{\text{CVM}}.sr), 0).$$

Isabelle: `cvm/kernel_step.waiting_for_interrupts`

Similarly, to the computation of the JISR signal the computation of the (natural representation of the) masked-cause bit vector $mca_{\mathbb{N}}(\perp, c_{\text{CVM}}.ds, c_{\text{CVM}}.sr)$ has $\perp$ as the first argument, which takes into account only external interrupts.

Kernel End

As mentioned before, kernel executions end with resuming a computation of some user process or waiting for external interrupts. A decision which of these two cases takes place is made by examining the output of last abstract-kernel run. A scheduler implemented in the abstract kernel computes the identifier of the next scheduled process and returns this value to the CVM framework. It was stated in Definition 5.1 that the identifier of the next scheduled process returned by the abstract kernel is stored in the local variable `abs_kernel_res` of the first local memory frame. Next, we define a function which retrieves this value.

Definition 5.23 (Current-process identifier returned by the abstract kernel)

Let c_{CVM} be a configuration of the CVM model. The function $ak\text{-}cup :: C_{\text{CVM}} \mapsto \mathbb{N}$

returns the value of the current-process identifier computed by (the scheduler of) the abstract kernel:

$$ak\text{-}cup(c_{\text{CVM}}) \stackrel{\text{def}}{=} m2u(\text{value}_g(c_{\text{CVM}}.ak.mem, gvar_{\text{lm}}(0, \text{abs_kernel_res}))).$$

Isabelle: `cvm/kernel_step.abs_cup_value`

Having this, we can formally introduce the two possible outcomes of a kernel end. If *ak-cup* computes some value between 0 and `PID_MAX`, which corresponds to a user process the kernel ends in switching to a user. This is formalized by the function *switch-to-user* (cf. Definition 5.25 further). In case *ak-cup* returns some other value the kernel ends in switching to wait with the help of the function *swich-to-wait* (cf. Definition 5.26 below). The next definitions formalizes a kernel end function *end-kernel*.

Definition 5.24 (Kernel end) Let c_{CVM} be a configuration of the CVM model and let $is\text{-}user = 0 < ak\text{-}cup(c_{\text{CVM}}) < \text{PID_MAX}$. The function $end\text{-}kernel :: C_{\text{CVM}} \mapsto C_{\text{CVM}\perp}$ specifies the *kernel end* case of a kernel step:

$$end\text{-}kernel(c_{\text{CVM}}) \stackrel{\text{def}}{=} \begin{cases} switch\text{-}to\text{-}user(c_{\text{CVM}}, ak\text{-}cup(c_{\text{CVM}})) & \text{if } is\text{-}user \\ \lfloor swich\text{-}to\text{-}wait(c_{\text{CVM}}) \rfloor & \text{otherwise} \end{cases}.$$

Isabelle: `cvm/kernel_step.switch_from_kernel`

We continue by defining *switch-to-user* and *swich-to-wait* formally. In CVM we use the amount of virtual memory of a process to determine whether the process is created, and therefore can be resumed. If no virtual memory is allocated to a process, then we consider that this process is not created. We introduce the predicate $has\text{-}memory :: Userprocs \times \mathbb{N} \mapsto \mathbb{B}$, such that $has\text{-}memory(ups, pid)$ tests whether the process $ups(pid)$ has allocated memory:

$$has\text{-}memory(ups, pid) \stackrel{\text{def}}{=} ups(pid).spr[ptl] \geq 0.$$

The act of assigning the current-process identifier component of a CVM state c_{CVM} some new value pid in case the process $c_{\text{CVM}}.ups(pid)$ has memory is handled by the function *switch-to-user* introduced in the next definition.

Definition 5.25 (Switch to user) Let c_{CVM} be a configuration of the CVM model and let pid be a process identifier. The function $switch\text{-}to\text{-}user :: C_{\text{CVM}} \times \mathbb{N} \mapsto C_{\text{CVM}\perp}$ produces a CVM output comprising an updated CVM configuration c'_{CVM} in case the user process associated with pid has allocated virtual memory, and an error constant $\perp$ if it does not:

$$switch\text{-}to\text{-}user(c_{\text{CVM}}, pid) \stackrel{\text{def}}{=} \begin{cases} \lfloor c'_{\text{CVM}} \rfloor & \text{if } has\text{-}memory(c_{\text{CVM}}.ups, pid) \\ \perp & \text{otherwise} \end{cases}.$$

The updated CVM state differs from the original configuration c_{CVM} only in the updated current-process identifier component:

$$c'_{\text{CVM}}.cup = \lfloor pid \rfloor.$$

Isabelle: `cvm/kernel_step.switch_to_user`

Finally, we define switching to the state in which the kernel is waiting for external interrupts. Recall from Definition 5.21 that the *waiting for interrupts* case is distinguished by a single assembly statement in the program rest of the abstract kernel. It turns out that according to the C0 small-step semantics the abstract kernel itself cannot come to a state with such program rest. By artificially assigning the program rest the assembly statement, we introduce a way to distinguish the desired *waiting for interrupts* case from the other cases.

Definition 5.26 (Switch to wait) Let c_{CVM} be a configuration of the CVM model. The function $\text{swich-to-wait} :: C_{\text{CVM}} \mapsto C_{\text{CVM}}$ yields the updated CVM state $c'_{\text{CVM}} = \text{swich-to-wait}(c_{\text{CVM}})$ which differs from the original one only in the program rest of the abstract-kernel component — it is assigned to an empty assembly statement:

$$c'_{\text{CVM}}.ak.prog = \text{asm}([], 0).$$

Isabelle: `cvm/kernel_step.switch_to_wait`

Abstract-Kernel Execution

Executions of the abstract kernel come in two flavors: normal C0 steps of the abstract kernel and a primitive execution. In order to distinguish these two cases we need a formal way to determine that the abstract kernel is going to execute one of the CVM primitives.

Table 5.1 defines the set *prims* of CVM-primitives names as they appear in the implementation of the CVM framework. We determine that a C0 configuration c_{C0} is going to execute a CVM primitive by the following predicate:

$$\begin{aligned} is\text{-}prim(c_{\text{C0}}) &\stackrel{\text{def}}{=} is\text{-}esCall(stmt(c_{\text{C0}})) \\ &\wedge \quad called\text{-}func(stmt(c_{\text{C0}})) \in \text{prims}. \end{aligned}$$

It tests whether the current statement of c_{C0} is an external call to the function of some name from the set *prims*.

The case of a CVM-primitive execution and a simple C0 step of the abstract kernel are modeled by the functions *exec-prim* and *ak-step* which appear further in this section. A case distinction between them is formally done by the function *exec-ak* formally specified in the next definition.

Definition 5.27 (Abstract-kernel execution) Let c_{CVM} be a configuration of the CVM model. An abstract-kernel execution modeled by the function $\text{exec-ak} :: C_{\text{CVM}} \mapsto C_{\text{CVM}\perp}$ boils down to a case distinction between a primitive execution and an ordinary C0 step of the abstract kernel:

$$\text{exec-ak}(c_{\text{CVM}}) \stackrel{\text{def}}{=} \begin{cases} \text{exec-prim}(c_{\text{CVM}}) & \text{if } is\text{-}prim(c_{\text{CVM}}.ak) \\ \text{ak-step}(c_{\text{CVM}}) & \text{otherwise} \end{cases}.$$

Isabelle: `cvm/kernel_step.abstract_kernel_exec`

An ordinary C0 step is handled by the function *ak-step* which applies the C0 small-step transition function to the configuration of the abstract kernel. In case this C0 computational step ends in an error state, then so does the function *ak-step* itself.

Definition 5.28 (Abstract-kernel step) A step of the abstract kernel is specified by the function $ak\text{-}step :: C_{\text{CVM}} \mapsto C_{\text{CVM}\perp}$ which produces an empty output in case the C0 computation of the abstract kernel results in error, or an output which comprises an updated CVM configuration c'_{CVM} :

$$ak\text{-}step(c_{\text{CVM}}) \stackrel{\text{def}}{=} \begin{cases} \perp & \text{if } \delta_{\text{C0}}^{\text{mono}}(c_{\text{CVM}}.ak) = \perp \\ \lfloor c'_{\text{CVM}} \rfloor & \text{if } \delta_{\text{C0}}^{\text{mono}}(c_{\text{CVM}}.ak) = \lfloor ak' \rfloor \end{cases}.$$

The updated CVM state c'_{CVM} differs from the original configuration c_{CVM} only in the abstract-kernel component:

$$c'_{\text{CVM}}.ak = ak'.$$

Isabelle: `cvm/kernel_step.abstract_kernel_step`

Primitive Execution

An execution of a CVM primitive modeled by the function $exec\text{-}prim$ which is to be defined further proceeds according to the following scheme. First, the name of a primitive is determined. Then, a number of common preconditions of technical nature are checked. In case the preconditions hold the parameters are evaluated and $exec\text{-}prim$ makes a case distinction on the primitive name and boils down to the function which defines the semantics of the primitive which has to be executed. Next we formally define common preconditions to the CVM primitives, evaluation of parameters of the CVM primitives, and the function $exec\text{-}prim$. However, the semantics of primitives we discuss separately (cf. Section 5.4).

We start with the formulation of the common preconditions to primitives. As mentioned above they are of technical nature. Assume that the current statement of the C0 configuration of the abstract kernel is an external call to some primitive. Then the preconditions require the following:

- an entry for the left-hand variable of the current call statement must be present in the top local memory frame (because primitive execution should not change the global data structure of the abstract kernel),
- all parameter expression could be evaluated without errors, and
- all parameter expressions are initialized, i.e., the predicate *is-initialized* from Section 3.5 hold for them.

We formalize these criteria in the next definition.

Definition 5.29 (Common preconditions to primitives) Let c_{C0} be a monolithic C0 small-step semantics configuration. Common preconditions to primitives are specified by the predicate

$$\begin{aligned} PRE_{\text{prim}}(c_{\text{C0}}) \stackrel{\text{def}}{=} & \quad l\text{-}var(stmt(c_{\text{C0}})) \in vns(lst_{\text{top}}(c_{\text{C0}}.mem)) \\ & \wedge \quad \forall e \in \{param\text{-}list(stmt(c_{\text{C0}}))\} : \text{reval}(c_{\text{C0}}.te, c_{\text{C0}}.mem, e) = \lfloor ct \rfloor \\ & \quad \wedge \quad is\text{-}initialized(c_{\text{C0}}.te, c_{\text{C0}}.mem, e). \end{aligned}$$

Isabelle: `cvm/primitive_step.kernel_primitives_pre`

Recall from Section 3.5 that C0 expressions are evaluated by means of the function *reval* which yields a content of the type $\mathbb{N} \mapsto Mcell_{\perp}$. In case evaluation brings no error the result is the mapping $\lfloor ct \rfloor$. This mapping is needed to support complex C0 types. However, when we deal with parameters of the CVM primitive we encounter only basic C0 types. Their evaluation always occupies one memory cell, namely $ct(0)$. Therefore, it is more convenient for us to have an evaluation function with the codomain of $Mcell_{\perp}$ type. The next definition introduces the function *eval-param* which respects the described property and is used for parameter evaluation on the context of CVM.

Definition 5.30 (Parameter evaluation) Let c_{C0} be a monolithic C0 small-step semantics configuration and let e be a C0 expression. The function $eval-param :: C_{C0}^{mono} \times Expr \mapsto Mcell$ evaluates e with the C0 evaluation function and takes the very first item of the obtained content in case the evaluation produced no error:

$$eval-param(c_{C0}, e) \stackrel{\text{def}}{=} \begin{cases} A & \text{if } reval(c_{C0}.te, c_{C0}.mem, e) = \perp \\ ct(0) & \text{if } reval(c_{C0}.te, c_{C0}.mem, e) = \lfloor ct \rfloor \end{cases}.$$

Isabelle: `cvm/primitive_step.eval_param`

Now we can define a function which yields the value of the i -th parameter of the current call statement. We exploit the definition of the function *param-list* which takes a C0 statements and returns the list of its parameter expressions in case the statement is a call or an external call. Applying the parameter-evaluation function defined above to the i -th element of this parameter list we obtain the computed value of the corresponding expression. The next definition formally introduces a function for that.

Definition 5.31 (Parameter of a primitive) Let c_{C0} be a monolithic C0 small-step semantics configuration and let i be a natural number. We obtain the i -th parameter of the current call statement of c_{C0} by means of the function $prim-param :: C_{C0} \times \mathbb{N} \mapsto Mcell$:

$$prim-param(c_{C0}, i) \stackrel{\text{def}}{=} eval-param(c_{C0}, (param-list(stmt(c_{C0}))[i])).$$

Isabelle: `cvm/primitive_step.primitive_parameter`

Having defined the common preconditions to CVM primitives and the parameter evaluation functions, we can introduce the function *exec-prim* which models a primitive execution. This function checks for the common precondition, processes primitive parameters, and by performing a case distinction decides which of the primitives has to be executed. Effects of the individual primitives are defined as functions of the form

$$exec_{prim-name} :: C_{CVM} \times \dots \mapsto C_{CVM\perp},$$

where *prim-name* is a primitive name and dots are substituted with parameter types depending on a particular primitive. We introduce the semantics of these functions in Section 5.4.

Definition 5.32 (Primitive execution) Let c_{CVM} be a configuration of the CVM model, let $pn = called_func(stmt(c_{CVM}.ak))$ be the name of the primitive which is supposed to be executed, and let

$$n_i = m2u(prim-param(c_{CVM}.ak, i)),$$

Table 5.2: Functions defining semantics of primitives.

Value of pn	Primitive semantics function to obtain c'_{CVM}
<code>cvm_reset</code>	$exec_{\text{cvm_reset}}(c_{\text{CVM}}, n_0)$
<code>cvm_clone</code>	$exec_{\text{cvm_clone}}(c_{\text{CVM}}, n_0, n_1)$
<code>cvm_alloc</code>	$exec_{\text{cvm_alloc}}(c_{\text{CVM}}, n_0, n_1)$
<code>cvm_free</code>	$exec_{\text{cvm_free}}(c_{\text{CVM}}, n_0, n_1)$
<code>cvm_copy</code>	$exec_{\text{cvm_copy}}(c_{\text{CVM}}, n_0, n_1, n_2, n_3, n_4)$
<code>cvm_get_vm_gpr</code>	$exec_{\text{cvm_get_vm_gpr}}(c_{\text{CVM}}, n_0, n_1)$
<code>cvm_set_vm_gpr</code>	$exec_{\text{cvm_set_vm_gpr}}(c_{\text{CVM}}, n_0, n_1, n_2)$
<code>cvm_virt_io</code>	$exec_{\text{cvm_virt_io}}(c_{\text{CVM}}, b_0, n_1, n_2, n_3, n_4, n_5)$
<code>cvm_in_word</code>	$exec_{\text{cvm_in_word}}(c_{\text{CVM}}, n_0, n_1)$
<code>cvm_out_word</code>	$exec_{\text{cvm_out_word}}(c_{\text{CVM}}, n_0, n_1, n_2)$
<code>cvm_setmask</code>	$exec_{\text{cvm_setmask}}(c_{\text{CVM}}, n_0)$
<code>cvm_load_os</code>	$exec_{\text{cvm_load_os}}(c_{\text{CVM}}, n_0, n_1)$
<code>cvm_get_vm_word</code>	$exec_{\text{cvm_get_vm_word}}(c_{\text{CVM}}, n_0, n_1)$
<code>cvm_set_vm_word</code>	$exec_{\text{cvm_set_vm_word}}(c_{\text{CVM}}, n_0, n_1, n_2)$

$$b_i = m2b(\text{prim-param}(c_{\text{CVM}.ak}, i))$$

be its parameters represented as natural numbers and booleans, respectively. We model primitive execution by means of the function $exec\text{-}prim :: C_{\text{CVM}} \mapsto C_{\text{CVM}\perp}$, which produces a new CVM configuration in case the common preconditions to primitives are satisfied, or an error constant $\perp$, otherwise:

$$exec\text{-}prim(c_{\text{CVM}}) \stackrel{\text{def}}{=} \begin{cases} c'_{\text{CVM}} & \text{if } PRE_{\text{prim}}(c_{\text{CVM}.ak}) \\ \perp & \text{otherwise} \end{cases}$$

The new CVM configuration is obtained as shown in table 5.2.

Isabelle: `cvm/primitive.step.execprim`

5.4 Effects of Primitives

In this section we describe semantics of CVM primitives. Before that, let us introduce several helpful definitions. Recall that the register *ptl* stores the amount of virtual memory given to a process. Moreover, the possible values of this register start from -1 which denotes that the process has no memory. We abstract from this shift by one and use the function

$$\text{pages-used}(c_{\text{ASM}}) \stackrel{\text{def}}{=} i2n(c_{\text{ASM}}[\text{ptl}] + 1)$$

to obtain the number of pages used by the process. We test whether an address a belongs to the virtual memory of a process pid by means of the predicate

$$\text{is-addr-in-mem}(ups, pid, a) \stackrel{\text{def}}{=} a < (ups.\text{spr}[\text{ptl}] + 1) \cdot \text{PAGE.SIZE}.$$

Let m_1 and m_2 be assembly memories. We copy len words from the second starting at address a_2 to the first at address a_1 by means of the function

$$\text{mem-part-copy}(m_1, a_1, m_2, a_2, len) \stackrel{\text{def}}{=} m',$$

which yields an update memory m' such that

$$get\text{-}data(m', a_1, len) = get\text{-}data(m_2, a_2, len).$$

At all other locations m' equals to m_1 .

In the following, let ups and ups' be configurations of CVM user processes before and after an execution of a primitive, respectively.

Primitive `cvm_reset()`. A process identified by pid is initialized by means of the primitive `cvm_reset( $pid$ )`, assuming, that pid is a number in the range $(0, \text{PID_MAX})$. The program counters of the process are set to the values $ups'(pid).(dpc, pc) = (0, 4)$, general- and special-purpose registers are cleared: $ups'(pid).gpr[i] = 0$ for $0 \leq i < 32$, $ups'(pid).spr[j] = 0$ for $0 \leq j < 32 \wedge j \notin \{ptl, mode\}$. The initial value of the register $ups'(pid).spr[ptl]$ is set to -1 . The mode is set to user: $ups'(pid).spr[mode] = 1$.

Primitive `cvm_clone()`. We create a copy, or a clone, of a process identified by pid_{cloner} by executing the primitive `cvm_clone( $pid_{cloner}, pid_{clonee}$ )`. The clone has the identifier pid_{clonee} . Preconditions to the primitive comprise: (i) both pid_{cloner} and pid_{clonee} are numbers in the range $(0, \text{PID_MAX})$, (ii) no physical memory is occupied by the process pid_{clonee} : $pages\text{-}used(ups(pid_{clonee})) = 0$, and (iii) there is enough virtual memory to create a copy of pid_{cloner} :

$$\sum_i pages\text{-}used(ups(i)) + pages\text{-}used(ups(pid_{cloner})) \leq \text{TVM_MAXPAGES}.$$

Here TVM_MAXPAGES denotes the maximum total virtual memory size measured in pages, reserved for all processes. The semantics of the primitive defines programs counters and register files of the clonee to be a copy of the cloner: $ups'(pid_{clonee}).(dpc, pc, gpr, spr) = ups(pid_{cloner}).(dpc, pc, gpr, spr)$. The memory of the clonee is obtained by copying $pages\text{-}used(ups(pid_{cloner}))$ first pages from the cloner:

$$\begin{aligned} ups'(pid_{clonee}).m &= mem\text{-}part\text{-}copy(ups(pid_{clonee}).m, 0, \\ &\quad ups(pid_{cloner}).m, 0, \\ &\quad pages\text{-}used(ups(pid_{cloner})) \cdot \text{PAGE_SIZE}). \end{aligned}$$

Primitive `cvm_alloc()`. Virtual memory of a process pid is extended by pgs pages with the primitive `cvm_alloc( $pid, pgs$ )`. The preconditions of the primitive ensure that: (i) the process identifier is valid: $0 < pid < \text{PID_MAX}$, and (ii) we do not allocate too much memory:

$$\sum_i pages\text{-}used(ups(i)) + pgs \leq \text{TVM_MAXPAGES}.$$

The main effect of the primitive is to copy pgs pages from the empty memory $zeromem(a) = 0$ at the end of virtual memory of the process:

$$\begin{aligned} ups'(pid).m &= mem\text{-}part\text{-}copy(ups(pid).m, pages\text{-}used(ups(pid)) \cdot \text{PAGE_SIZE}, \\ &\quad zeromem, 0, \\ &\quad pgs \cdot \text{PAGE_SIZE}). \end{aligned}$$

As the virtual-memory amount for a process is stored in the special register ptl we update it as well:

$$ups'(pid).spr[ptl] = ups(pid).spr[ptl] + n2i(pgs)$$

.

Primitive `cvm_free()`. Release of pgs virtual-memory pages associated with a process pid is done by means of the primitive `cvm_free`(pid, pgs). The primitive requires pid to be appropriately bounded: $0 < pid < \text{PID_MAX}$. Since newly allocated pages are anyway initialized with zeros we do not clear the data of the released pages, but rather only update the ptl register. In case a user invokes `cvm_free`(pid, pgs) with pgs larger than the size of the virtual memory of the process pid we set $ups'(pid).spr[ptl] = -1$, otherwise we subtract:

$$ups'(pid).spr[ptl] = ups(pid).spr[ptl] - n2i(pgs).$$

Primitive `cvm_copy()`. In order to copy n bytes from a process pid_{from} starting at address a_{from} to a process pid_{to} at address a_{to} we invoke the primitive `cvm_copy`($pid_{\text{from}}, pid_{\text{to}}, a_{\text{from}}, a_{\text{to}}, n$). The preconditions to the primitive in case the amount to be copied is reasonable $n > 0$, are: (i) we copy between different processes: $pid_{\text{from}} \neq pid_{\text{to}}$, (ii) we suppose to copy wordwise, therefore the addresses and amount are divisible by 4: $a_{\text{from}} \bmod 4 = 0$, $a_{\text{to}} \bmod 4 = 0$, and $n \bmod 4 = 0$, (iii) both process identifiers pid_{from} and pid_{to} lie in the interval $(0, \text{PID_MAX})$, and (iv) the last address we copy from/to lies within the virtual memory of a respective process: $is_addr_in_mem(ups, pid_{\text{from}}, a_{\text{from}} + n - 1)$ and $is_addr_in_mem(ups, pid_{\text{to}}, a_{\text{to}} + n - 1)$. Primitive's effects are specified as:

$$\begin{aligned} ups'(pid_{\text{to}}).m = & \text{mem-part-copy}(ups(pid_{\text{to}}).m, a_{\text{to}}, \\ & ups(pid_{\text{from}}).m, a_{\text{from}}, \\ & n). \end{aligned}$$

Primitive `cvm_get_vm_gpr()`. We retrieve the content of a general-purpose register r from a process pid by means of the primitive `cvm_get_vm_gpr`(pid, r). The preconditions to the primitive require: (i) the process identifier validity: $0 < pid < \text{PID_MAX}$, as well as (ii) the register index to address some register in the file: $r < 32$. The semantics of the primitive is to obtain the value $i2n(ups(pid).gpr[r])$ which is then passed to the abstract kernel as the return value of the primitive.

Primitive `cvm_set_vm_gpr()`. Under the same preconditions as for the primitive `cvm_get_vm_gpr` we write some new value v into register r of a process pid by means of the primitive `cvm_set_vm_gpr`(pid, r, v). The semantics is specified as: $ups'(pid).gpr[r] = n2i(v)$.

Primitive `cvm_virt_io()`. Copy operations between devices and virtual memory are realized via the primitive `cvm_virt_io`(req, did, prt, pid, a, n). It copies n bytes of data starting at address a from/to port prt of a devices with number did . The direction of the operation is given by the boolean parameter req : in case $req = \text{T}$ we copy from the device to the virtual memory, otherwise, in the opposite direction. The preconditions to the primitive require validity of the process and devices identifiers as well as of the port:

$$0 < pid < \text{PID_MAX} \quad 13 \leq did < 13 + 8 \quad prt < 2^{10}.$$

The semantics of the primitive performs a case distinction on req . In both cases the device did makes series of internal step and produces an updated devices configuration ds' and list of outputs to the memory interface $mifos$. In case $req = \text{F}$, i.e., we write to the device, the memory interface inputs for the devices steps are created by reading the virtual memory of the process pid : $ups(pid).m_{\text{word}}(a + i)$ for $i < n$. In case

$req = T$, the memory of the process pid is updated with the corresponding output: $mem\text{-}update_{ASM}(ups(pid).m, a, mifos[i])$ for $i < n$. Finally, in both cases the devices component of CVM is updated with the configuration ds' .

Primitive $cvm_in_word()$. A word is read from a port prt of a device with number did by means of the primitive $cvm_in_word(did, prt)$. In case parameters of the primitive are valid, an internal step of the device is attempted which delivers an updated devices configuration ds' and memory-interface output $mifo$. The desired memory word $mifo$ is passed to the abstract kernel. The devices component of CVM is updated with the configuration ds' .

Primitive $cvm_out_word()$. A word v is written to a port prt of a device with number did by means of the primitive $cvm_out_word(did, prt, v)$. The preconditions to the primitive ensure that did and prt have appropriate sizes. A memory interface input for the device created from v is passed to the device did which triggers a device's internal step. The step results in an updated devices configuration ds' and a memory-interface output $mifo$. The devices component of CVM is updated with the configuration ds' .

Primitive $cvm_setmask()$. A mask for external interrupts msk is set by means of the primitive $cvm_setmask(msk)$. The preconditions to the primitive ensure that: (i) msk fits into 32 bits: $|bin(msk)| < 32$, and (ii) msk masks out only external interrupts: $msk \bmod 2^{13} = 0$. The semantics of the primitive simply updates the status register of the CVM model with the value msk .

Primitive $cvm_load_os()$. An abstract kernel loads an OS image from the boot region located at the beginning of the swap hard disk to (the memory of) the process pid by invoking the primitive $cvm_load_os(pgs, pid)$. The size of the image in pages is denoted by pgs . The preconditions are: (i) the process identifier is valid: $0 < pid < PID_MAX$, (ii) the last address we copy to lies within the virtual memory of the process: $is\text{-}addr\text{-}in\text{-}mem(ups, pid, pgs \cdot PAGE_SIZE - 1)$, and (iii) there is enough place on the hard disk to store such image: $pgs \cdot PAGE_SIZE \leq |the\text{-}hd(ds(SWAP_DID)).sm|$. The semantics of the primitive updates the memory of the user $ups(pid).m$ with the values read from the hard disk.

Primitive $cvm_get_vm_word()$. We obtain a word from the virtual memory of a process pid at address a by means of the primitive $cvm_get_vm_word(pid, a)$. The primitive's preconditions ensure that: (i) the address is divisible by 4: $a \bmod 4 = 0$, (ii) the process identifier pid is in the range $(0, PID_MAX)$, and (iii) a addresses inside the virtual memory of the process: $is\text{-}addr\text{-}in\text{-}mem(ups, pid, a)$. The primitive obtains the desired memory word $i2n(ups(pid).m_{word}(a))$ and passes it then to the abstract kernel.

Primitive $cvm_set_vm_word()$ Under the same preconditions as for the primitive $cvm_get_vm_word$ we write a word v into the virtual memory of a process pid at address a by invoking the primitive $cvm_set_vm_word(pid, a, v)$. The semantics of the corresponding memory update is:

$$ups'(pid).m = mem\text{-}update_{ASM}(ups(pid).m, a, n2i(v)).$$

All primitives update the return variable of the abstract kernel's external call with the corresponding result of primitive execution if it exists, otherwise simply with zero.

The graphical sketch of the transition function $\delta_{\text{CVM}}(c_{\text{CVM}}, s)$ could be found in Figure 5.2.




Figure 5.2: Scheme of the CVM transition function.

Concrete Kernel

Contents

6.1	CVM Framework Implementation	115
6.2	Linker	119
6.3	Obtaining a Concrete Kernel	129
6.4	Validity and Translatability of the Concrete Kernel	130

As mentioned before a concrete kernel, i.e., a complete kernel program that can run on a computer, is obtained by linking an abstract kernel with the CVM framework. In this chapter we formally define such linking operator. With the help of it we formally define the concrete kernel with which we will work in this thesis.

6.1 CVM Framework Implementation

Before discussing issues on linking let us consider the CVM framework implementation which will be linked with an abstract kernel.

6.1.1 The CVM Framework Structure

The CVM framework is implemented as a C0_A program with approximately 1600 lines of code from which 17% constitute assembly code. The framework contains implementation of:

- process-context switch procedures saving and restoring contexts of user processes,
- a page-fault handler with its initialization code as well as elementary device drivers,
- an elementary dispatcher which decides whether an invocation of a page-fault handler is needed and calls the dispatcher of an abstract kernel, and
- 14 primitives for different operations for user processes.

Context switch. The CVM framework features procedures `init_()` and `cvm_start()` for saving and restoring contexts of user processes, respectively. The function `init_()` distinguishes a reset and non-reset cases. The former occurs after the power was switched on on the underlying processor. In this case no saving of any process contexts is required — only the kernel memory structure is created. In a non-reset case the procedure saves by means of inline assembly code the content of hardware registers into a special kernel data structure and invokes the elementary dispatcher of the CVM framework. The `cvm_start()` procedure is basically an inverse of the context save in a non-reset case. Context-switch procedures are almost fully implemented in inline assembly. The implementation is presented Section 9.2.

Page-fault handler. The page-fault handler of CVM is implemented inside the procedure `pfh_touch_addr()`. This procedure features all operations on handling page faults, software address translation, and guaranteeing for a certain page to reside in the main memory for a specified period. The page-fault handler introduces to the CVM framework a number of data structures for supporting its page-replacement strategy. Default values are written to these data structures in the page-fault handler initialization code `pfh_init()`. Both `pfh_touch_addr()` and `pfh_init()` functions are implemented in C0 without inline assembly. The needed assembly code for talking to a hard disk is isolated in elementary hard-disk drivers `write_to_disk()` and `read_from_disk()`. For details on the page-fault handler and device drivers implementation consult theses of Starostin [105] and Alkassar [5], respectively. However, we give some more details on the page-fault handler and its data structures model later in this Section.

Elementary dispatcher. The function `dispatcher()` is an elementary dispatcher of the CVM framework. In case the elementary dispatcher is called for the first time after the computer powers up the function `pfh_init()` is invoked to set up the page-fault handler data structures appropriately. Otherwise, it handles possible page faults by invoking `pfh_touch_addr()` and calls a dispatcher of the abstract kernel. This dispatcher returns to the CVM framework an identifier of the next-scheduled process or a special value in case there is no active processes. In the former case the elementary dispatcher starts the scheduled process by means of `cvm_start()`. In the latter case a special function `cvm_wait()` is called which implements the kernel idle state. We give details on the elementary dispatcher in Section 9.2.

Primitives. Microkernel primitives necessarily contain inline assembly code as they access hardware registers and memory parts which are not visible through C variables. Formal verification of mixed C and assembly code is involved because it requires reasoning in semantics of two different languages. It is, therefore, desirable to isolate inline assembly code in the minimal number of primitives. The remaining primitives then will operate only on the kernel C structures and possibly invoke those primitives that are with inline assembly. Our primitives library (Table 5.1) follows this idea: only 6 out of 14 primitives contain assembly portions. These primitives are: `cvm_copy()`, `cvm_get_vm_word()`, `cvm_set_vm_word()`, `cvm_virt_io()`, `cvm_in_word()`, `cvm_out_word()`. The three latter access devices. The three former primitives are formally verified in the scope of this thesis. We elaborate on them in Section 9.3.

6.1.2 Program of the CVM Framework

Let the program of the CVM framework be

$$\pi_{\text{CVM}} \stackrel{\text{def}}{=} (te_{\text{CVM}}, ft_{\text{CVM}}, gst_{\text{CVM}}).$$

In the following, we describe which entries are contained in individual components of π_{CVM} .

Type environment. As type environments are intended to store user defined types as well as types to which a pointer in a program is declared the type environment te_{CVM} contains the following entries:

- $(\text{int}, \text{int}_T)$ for the integer type,
- $(\text{ptspace_t}, \text{arr}_T(1152, \text{arr}_T(1024, \text{unsgnd}_T)))$ for the page-table space array; as we already said we add one page per process to the page table to keep process page tables aligned $(1024 + 128 = 1152)$, and
- an entry for a page descriptor type used by the page-fault handler.

Function table. The function table ft_{CVM} of the CVM framework implementation contains entries for:

- the CVM dispatcher (`dispatcher()`), context save and restore (`init_()`, `cvm_start()`), function for waiting of external interrupts (`cvm_wait()`),
- 14 CVM primitives,
- the declaration of the abstract-kernel dispatcher (`dispatcher_kernel()`), whose body is not defined,
- the page-fault handler (`pfh_touch_addr()`), its initialization code (`pfh_init()`), hard-disk drivers (`write_to_disk()`, `read_from_disk()`) as well as other subroutines,
- the doubly-linked list library used for the implementation of page-management algorithms.

Global symbol table. The global symbol table gst_{CVM} contains the following entries:

- the status-register variable (`SR, unsgnd_T`),
- the current process identifier (`cup, unsgnd_T`),
- the size of the kernel's heap (`kheap, int_T`),
- the array of process control blocks (`pcb, arr_T(128, pcb_t)`), where pcb_t is the type of an individual process control block; it is a structure which collects registers of a particular process,
- the page-table space array (`ptspace, ptr_T(ptspace_t)`), and
- entries for variables used only in the page-fault handler.

Page-fault handler. As it was mentioned before, the page-fault handler is a significant part of CVM. It consists of two functions: `pfh_init()` for initialization of page-fault handler data structures, and `pfh_touch_addr()` which is used in two situations: (i) it is invoked on page-fault exceptions, and (ii) used by the kernel while executing CVM primitives which access user memory. In the second case the function simulates address translation for CVM which runs untranslated, and makes sure that the corresponding memory page is swapped in.

The page-fault handler implementation maintains several global data structures to manage the physical and the swap memories. The most important variables for us are: (i) the pointer to the *active* list (`activelist, ptr_T(pd)`), and (ii) the pointer to the *free* list (`freelist, ptr_T(pd)`). These lists are used to manage allocated and free user memory pages, respectively. A single element of such a list is a page descriptor `pd`. A page descriptor is a structure consisting of (i) two pointer fields (`pfh_next` and `pfh_prev`) to build a doubly linked list, and (ii) three information fields: the process identifier `pid` associated with a physical page, the index of the virtual page `vpx` corresponding to the physical page, and the index of the user page `ppx` in the physical memory. Also note, that being a part of the CVM implementation the page-fault handler accesses the process control blocks.

On a page fault the handler behaves as follows. The free list is examined in order to find out whether any unused page resides in the physical memory and could be given to a page-faulting process. If not, a page from the active list is evicted. The selected page is then filled with data loaded from the swap disk. The page table entry of the evicted page is invalidated while the valid bit of the loaded page is set.

The page-fault handler features a *copy-on-write* mechanism. When a memory page is allocated for a user process it must be filled with zeros. In order to avoid heavy swapping and zero-copying at a particular page index, we optimize the allocation process by making all freshly allocated pages point to the zero-filled page which resides at page address `ZFP`. This page is always protected. Whenever one reads from such page a zero content is provided. At a write attempt a zero-protection page-fault is signaled.

The functional correctness of the page-fault handler is shown by Starostin in [105]. However, additional peculiarities arise during an application of its correctness theorem. Since a single user instruction can cause up to two page-faults or some primitives force two pages to reside in the physical memory, we need to guarantee that the page swapped in during the previous call to the handler will not be swapped out during the current call. This liveness property could be shown only in the context of a double application of the handler's correctness theorem. Examples follow in Section 9.2.5, Section 9.3, and Chapter 10. To refer to the page-fault handler data structures we use the abstract configuration $c_{PFH} :: C_{PFH}$ which is abstracted from the implementation variables. Configurations of the page-fault handler are modeled by the record C_{PFH} which, among others, has the following two components:

- $c_{PFH}.active :: PD^*$, the active lists, and
- $c_{PFH}.free :: PD^*$, the free list.

The elements of both lists are page descriptors. A page descriptor $pd :: PD$ is a record describing a single memory page. It has three fields corresponding to the implementation structure:

- $pd.pid :: \mathbb{N}$, the process identifier,
- $pd.vpx :: \mathbb{N}$, the virtual page index, and

- $pd.ppx :: \mathbb{N}$, the physical page index.

Besides that, page-fault handler configurations maintain an abstraction of particular PCB fields, most notably the page table length of processes: $c_{PFH}.pcb[pid].ptl$.

Heap symbol table. The heap symbol table is not a part of the initial program. Nevertheless, we can define it as a constant, since from the code we know, that only during the kernel initialization some elements are allocated on the heap. We use hst_{CVM} to denote the list of the elements allocated by the CVM code. Analyzing the code we can see that hst_{CVM} consists of the page table array and 1802 page descriptors needed for the page-fault handler. The elements themselves are not of our interest. We only need the information about their size: $|hst_{CVM}| = CVM_HST_LEN$, and the memory allocated for them: $asize_{heap}(hst_{CVM})$.

Constants for the memory layout. For the minstack Theorem 4.11 application we need to assign values to some constants which define our memory layout. We do it as follows:

$$\begin{aligned} PROGBASE &= 1 \cdot 2^{12}, \\ ABASE_{gm} &= 384 \cdot 2^{12}, \\ ABASE_{lm} &= 448 \cdot 2^{12}, \\ ABASE_{hm} &= 1024 \cdot 2^{12}, \\ ASIZE_{hm}^{max} &= 5365 \cdot 2^{12}, \\ PROGEND &= ABASE_{hm} + ASIZE_{hm}^{max} = 6389 \cdot 2^{12}. \end{aligned}$$

6.2 Linker

We formally define a linking operator $link_{\pi}$ which works on the source code level. It takes two $C0_A$ programs and produces the third one:

$$link_{\pi} :: \Pi_{C0} \times \Pi_{C0} \mapsto \Pi_{C0}.$$

Certainly, the argument programs may be simple $C0$ programs without assembly statements.

A $C0_A$ program is defined by its type name environment, function table, and global symbol table. Therefore, next we define functions for linking each of these components. These functions will help us to define $link_{\pi}$ formally.

6.2.1 Linking Type Environments

The desired result of linking two type environments is a type environment which contains all types — precisely, speaking pairs containing a type name and a type — which constitute both original type environments. As some entries of a type environment might be duplicated in the environments subject to linking we have to consider such entries only once, i.e., filter second occurrences of such entries out. Formally this is stated in the next definition. Note that this definition assumes that different types in both type environments have different names.

Definition 6.1 (Linking of type environments) Linking of two type environments




Figure 6.1: Preparing a function table for linking.

te and te' is done by means of the function

$$link_{te} :: Tenv \times Tenv \mapsto Tenv,$$

$$link_{te}(te, te') \stackrel{\text{def}}{=} te \circ [x_{te'} : x \notin te].$$

Isabelle: `cvm/linker/linker.link_tt`

6.2.2 Linking Function Tables

In order to define a function $link_{ft}$ for linking two function tables we define first an auxiliary operator $pre-link_{ft}$. It takes two function tables ft and ft' as parameters and implements the following algorithm:

1. remove all external functions from ft' ,
2. delete entries of external functions in ft which are defined in ft' ,
3. replace all external function call statements in ft by ordinary calls in case a callee is defined in ft' , and
4. return the modified ft .

We illustrate this algorithm with Figure 6.1 and proceed by defining $pre-link_{ft}$ formally.

Auxiliary Linking Operator

By convention all external functions, i.e., the functions which are only declared, have their bodies as a single empty statement. For a function $f :: Func$ we define the predicate

$$is-ext-func(f) \stackrel{\text{def}}{=} is-skip(f.body)$$

which holds if the function is external. The function

$$rem-ext-func(ft) \stackrel{\text{def}}{=} [x_{ft} : \neg is-ext-func(x.fd)],$$

removes all external functions from a function table ft . This formalizes the first step of the algorithm above.

For a function name fn and a function table ft the predicate

$$def-in-ft(fn, ft) \stackrel{\text{def}}{=} \exists i : ft[i].fn = fn$$

denotes that an entry for the function of name fn occurs in the function table ft . In order to specify an operation which deletes from one function table all entries of the external functions which are defined in another function table — therefore formalize the second step of the algorithm for $link_{ft}$ — we introduce the following definition.

Definition 6.2 (Removing defined functions) Let ft and ft' be function tables. Entries of external functions in ft which are defined in ft' are removed by means of the function

$$rem-def-unc :: Functable \times Functable \mapsto Functable,$$

$$rem-def-unc(ft, ft') \stackrel{\text{def}}{=} [x_{ft} : \neg(is-ext-unc(x.fd) \wedge def-in-ft(x.fn, ft'))].$$

Isabelle: `cvm/linker/linker.delete_defined_proc`

The third step of the algorithm, a replacement in one function table of external call statements to functions which are defined in another function table is handled in Definition 6.3.

Definition 6.3 (Update of external calls) Let ft be a function table and s be a statement. The function

$$ext-upd_{\text{stmt}} :: Functable \times Stmt \mapsto Stmt$$

returns an updated statement $s' = ext-upd_{\text{stmt}}(ft, s)$, such that

- for $s = sESCall(e, fn, param, sid)$ the updated statement is obtained by replacing the external call statement by the corresponding normal call in case the function of name fn is defined in the function table ft :

$$s' = \begin{cases} sCall(e, fn, param, sid) & \text{if } def-in-ft(fn, ft) \\ esCall(e, fn, param, sid) & \text{otherwise} \end{cases},$$

- for s containing sub-statements, i.e., if s is a loop, conditional, or composition statement, the updated statement s' is obtained by applying $ext-upd_{\text{stmt}}$ to all sub-statements recursively, and
- for all other statements $s' = s$.

Let f be a function. The operation

$$ext-upd_{\text{fun}} :: Functable \times Func \mapsto Func$$

yields an updated function $f' = ext-upd_{\text{fun}}(ft, f)$ which is obtained by updating all statements of functions' f body with $ext-upd_{\text{stmt}}$:

$$f'.body = ext-upd_{\text{stmt}}(ft, f.body).$$

Let ft' be a function table. A replacement of all external function call statements in ft by ordinary calls in case a callee is defined in ft' is done by means of the function

$$\begin{aligned} ext-upd_{ft} &:: Functable \times Functable \mapsto Functable, \\ ext-upd_{ft}(ft, ft') &\stackrel{\text{def}}{=} ft'', \\ ft''[i] &= (ft'[i].fn, ext-upd_{fun}(ft, ft'[i].fd)). \end{aligned}$$

Isabelle: `cvm/linker/linker.ESCalls_update_{stmt,proc,pt}`

We define an alias for the functional composition of Definitions 6.2 and 6.3:

$$rem-and-upd(ft, ft') \stackrel{\text{def}}{=} ext-upd_{ft}(rem-def-func(ft, ft'), ft').$$

Having this, we are able to combine all algorithm steps in a single formal definition of $link_{ft}$.

Definition 6.4 (Auxiliary linking operator) Let ft and ft' be function tables. We define an auxiliary linking operator

$$\begin{aligned} pre-link_{ft} &:: Functable \times Functable \mapsto Functable, \\ pre-link_{ft}(ft, ft') &\stackrel{\text{def}}{=} rem-and-upd(ft, rem-ext-func(ft')). \end{aligned}$$

Isabelle: `cvm/linker/linker.link_pt_with`

As all external functions that are declared in the CVM framework have their implementation in the abstract kernel and vice versa the algorithm of linking their function tables looks as follows:

1. run $pre-link_{ft}$ with the CVM framework's function table as the first argument and the abstract kernel's function table as the second,
2. run $pre-link_{ft}$ with the abstract kernel's function table as the first argument and the CVM framework's function table as the second, and
3. concatenate results obtained in two above steps.

Renumbering

In the third step one peculiarity has to be considered. We assume that statements are numbered consecutively starting from one in both function tables. The C0 small-step semantics requires that each statement in a program is uniquely tagged with a statement identifier. Note that the $pre-link_{ft}$ function preserves statement identifiers. Thus, if we proceed with concatenation as described in the third step we obtain a function table which violates uniqueness of statements identifiers property. As a solution we introduce two renumbering functions $renum_{ft}^{\text{even}}$ and $renum_{ft}^{\text{odd}}$. Both function receive a function table as an argument and yield a modified one. The first function doubles each statement identifier in a function table while the second function multiplies each statement identifier by two and additionally adds one to it. By applying respective function to the left and right sides of the concatenation in the third step of the algorithm we obtain a linked function table with unique statement identifiers. Definition 6.5 below introduces the function $renum_{ft}^{\text{even}}$ formally.

Definition 6.5 (Even renumbering) The function

$$\text{renum}_{\text{stmt}}^{\text{even}} :: \text{Stmt} \mapsto \text{Stmt}$$

specifies the even renumbering of statements:

$$\begin{aligned} \text{renum}_{\text{stmt}}^{\text{even}}(\text{skip}) &\stackrel{\text{def}}{=} \text{skip}, \\ \text{renum}_{\text{stmt}}^{\text{even}}(\text{comp}(s, s')) &\stackrel{\text{def}}{=} \text{comp}(\text{renum}_{\text{stmt}}^{\text{even}}(s), \text{renum}_{\text{stmt}}^{\text{even}}(s')), \\ \text{renum}_{\text{stmt}}^{\text{even}}(\text{ass}(e, e', \text{sid})) &\stackrel{\text{def}}{=} \text{ass}(e, e', 2 \cdot \text{sid}), \\ \text{renum}_{\text{stmt}}^{\text{even}}(\text{pAlloc}(e, t, \text{sid})) &\stackrel{\text{def}}{=} \text{pAlloc}(e, t, 2 \cdot \text{sid}), \\ \text{renum}_{\text{stmt}}^{\text{even}}(\text{sCall}(e, \text{fn}, \text{es}, \text{sid})) &\stackrel{\text{def}}{=} \text{sCall}(e, \text{fn}, \text{es}, 2 \cdot \text{sid}), \\ \text{renum}_{\text{stmt}}^{\text{even}}(\text{return}(e, \text{sid})) &\stackrel{\text{def}}{=} \text{return}(e, 2 \cdot \text{sid}), \\ \text{renum}_{\text{stmt}}^{\text{even}}(\text{ifte}(e, s, s', \text{sid})) &\stackrel{\text{def}}{=} \text{ifte}(e, \text{renum}_{\text{stmt}}^{\text{even}}(s), \text{renum}_{\text{stmt}}^{\text{even}}(s'), 2 \cdot \text{sid}), \\ \text{renum}_{\text{stmt}}^{\text{even}}(\text{loop}(e, s, \text{sid})) &\stackrel{\text{def}}{=} \text{loop}(e, \text{renum}_{\text{stmt}}^{\text{even}}(s), 2 \cdot \text{sid}), \\ \text{renum}_{\text{stmt}}^{\text{even}}(\text{esCall}(e, \text{fn}, \text{es}, \text{sid})) &\stackrel{\text{def}}{=} \text{esCall}(e, \text{fn}, \text{es}, 2 \cdot \text{sid}), \\ \text{renum}_{\text{stmt}}^{\text{even}}(\text{asm}(\text{il}, \text{sid})) &\stackrel{\text{def}}{=} \text{asm}(\text{il}, 2 \cdot \text{sid}), \\ \text{renum}_{\text{stmt}}^{\text{even}}(\text{xCall}(\text{fn}, \text{es}, \text{es}', \text{sid})) &\stackrel{\text{def}}{=} \text{xCall}(\text{fn}, \text{es}, \text{es}', 2 \cdot \text{sid}). \end{aligned}$$

Let f be a function. The operation

$$\text{renum}_{\text{fun}}^{\text{even}} :: \text{Func} \mapsto \text{Func}$$

yields an updated function $f' = \text{renum}_{\text{fun}}^{\text{even}}(f)$ which is obtained by even renumbering of all statements in functions' f body:

$$f'.\text{body} = \text{renum}_{\text{stmt}}^{\text{even}}(f.\text{body}).$$

Let ft be a function table. The function

$$\text{renum}_{\text{ft}}^{\text{even}} :: \text{FuncTable} \mapsto \text{FuncTable}$$

performs even renumbering of all statements in all functions comprised by the function table ft :

$$\begin{aligned} \text{renum}_{\text{ft}}^{\text{even}}(ft) &\stackrel{\text{def}}{=} ft' \\ ft'[i] &= (ft[i].\text{fn}, \text{renum}_{\text{fun}}^{\text{even}}(ft[i].\text{fd})). \end{aligned}$$

Isabelle: `cvm/linker/linker.renumber.even_{stmt,proc,pt}`

The function $\text{renum}_{\text{ft}}^{\text{odd}}$ is defined completely analogously with the help of the functions $\text{renum}_{\text{fun}}^{\text{odd}}$ and $\text{renum}_{\text{stmt}}^{\text{odd}}$, where the last function doubles and increases by one each statement identifier sid , i.e., $2 \cdot \text{sid} + 1$.

Altogether

Now we are able to define the function link_{ft} which links two function tables.

Definition 6.6 (Linking function tables) Linking of two function tables ft and ft' is done by means of the function

$$\begin{aligned} link_{ft} &:: Functable \times Functable \mapsto Functable, \\ link_{ft}(ft, ft') &\stackrel{\text{def}}{=} renum_{ft}^{\text{even}}(pre-link_{ft}(ft, ft')) \circ renum_{ft}^{\text{odd}}(pre-link_{ft}(ft', ft)). \end{aligned}$$

Isabelle: `cvm/linker/linker.link_pt`

6.2.3 Linking Symbol Tables

An operator for linking symbol tables is very similar to the one for linking type environments. We concatenate the first symbol table with the part of the second symbol table from which all entries that occur in the first symbol table are removed. Formally this is expressed in the following definition.

Definition 6.7 (Linking of symbol tables) Linking of two symbol tables st and st' is done by means of the function

$$\begin{aligned} link_{st} &:: Symtable \times Symtable \mapsto Symtable, \\ link_{st}(st, st') &\stackrel{\text{def}}{=} st \circ [x_{st'} : x \notin st] \end{aligned}$$

Isabelle: `cvm/linker/linker.link_st`

6.2.4 Linking Programs

We have formally introduced the functions for linking program's individual components in Definitions 6.1, 6.6, and 6.7. The following definition uses them for stating the linking operator over programs.

Definition 6.8 (Linking C0 programs) Linking of two C0 programs π and π' is done by means of the function

$$link_{\pi}(\pi, \pi') \stackrel{\text{def}}{=} \pi'',$$

which uses the above defined functions to link the program components:

$$\begin{aligned} \pi''.te &= link_{te}(\pi.te, \pi'.te), \\ \pi''.ft &= link_{ft}(\pi.ft, \pi'.ft), \\ \pi''.gst &= link_{gst}(\pi.gst, \pi'.gst). \end{aligned}$$

Isabelle: `cvm/linker/linker.link_prog`

6.2.5 Correctness

There are two requirements to a correct linker: the produced C0 program must be

- valid, i.e., its type environment, global-symbol table, and function table belong to the sets, $valid_{\text{tenv}}$ [66, Definition 5.12], $valid_{\text{st}}$ [66, Definition 5.13], and $valid_{\text{ft}}$ [66, Definition 5.17], respectively, and

- translatable, i.e., belong to the set $xltbl_{\text{prog}}$ [66, Definition 7.41].

The formal linking operator $link_{\pi}$ was designed with an idea in mind to link arbitrarily many programs. That is why linking of two programs does not deliver us a program which respects the two mentioned statements simply by construction.

Validity

Let us analyze which preconditions two given programs must fulfill in order to respect the correctness requirements to a linker. At first glance it seems that the two programs subject to linking must be valid. However, that a program is supposed to be linked means it has external functions with empty bodies. These functions at least do not satisfy a property that their last statement is *return*, which is a part of the valid function-table definition. As for type environments and global-symbol tables, we can assume their validity before linking.

Besides the validity of type environments te_1 and te_2 , we need that there are no two different names in both environments that describe the same type and vice versa: if in both tables the same name is used, then the types behind this name are the same:

$$dstnct_{\text{tenv}}(te_1, te_2) \stackrel{\text{def}}{=} \forall t_1 \in te_1 : \forall t_2 \in te_2 : t_1.tn = t_2.tn \longleftrightarrow t_1.td = t_2.td.$$

Altogether, the preconditions to linking of type environments are:

$$precond-link_{te}(te_1, te_2) \stackrel{\text{def}}{=} te_1 \in valid_{\text{tenv}} \wedge te_2 \in valid_{\text{tenv}} \wedge dstnct_{\text{tenv}}(te_1, te_2).$$

The following lemma claims correctness of type environments linking.

Lemma 6.9 (Linking preserves validity of type environment) Assume that the preconditions to linking of type environments hold for te_1 and te_2 , then the linked type environment is valid:

$$precond-link_{te}(te_1, te_2) \longrightarrow link_{te}(te_1, te_2) \in valid_{\text{tenv}}$$

Isabelle: `cvm/linker/linker.tt.props.valid.tenv.link.tt`

In order to obtain a valid symbol table after linking it is sufficient to have a weaker precondition compared to type environments: if two variables with the same name are used in both original symbol table, then these variables have the same type:

$$dstnct_{\text{st}}(st_1, st_2) \stackrel{\text{def}}{=} \forall s_1 \in st_1 : \forall s_2 \in st_2 : s_1.vn = s_2.vn \longrightarrow s_1.ty = s_2.ty.$$

Combining this with the validity notion we obtain the preconditions to linking of symbol tables:

$$\begin{aligned} precond-link_{\text{st}}(te_1, st_1, te_2, st_2) &\stackrel{\text{def}}{=} \\ &st_1 \in valid_{\text{st}}(te_1) \wedge st_2 \in valid_{\text{st}}(te_2) \wedge dstnct_{\text{st}}(st_1, st_2). \end{aligned}$$

The next lemma is our correctness statement for linking of symbol tables.

Lemma 6.10 (Linking preserves symbol-table validity) Assume that the preconditions to linking of symbol tables hold for st_1 and st_2 with respect to type environments te_1 and te_2 , then the linked symbol table is valid:

$$precond-link_{\text{st}}(te_1, st_1, te_2, st_2) \longrightarrow link_{\text{st}}(st_1, st_2) \in valid_{\text{st}}(link_{te}(te_1, te_2))$$

Isabelle: `cvm/linker/linker_st_props.valid_symboltable_link.st`

For a correct linking of function tables ft_1 and ft_2 we need to assume a more strict notion of distinction. First of all, function names, i.e., the first components of each table's item, must be distinct. Moreover, all statements in both tables must be different, i.e., the predicate $dstnct_s^{ft}$ [66, Definition 5.16] holds for both function tables. Finally, as each undefined function is merged during linking with a corresponding defined function we need to assume that in the given function tables the names of all defined functions are distinct:

$$\begin{aligned} distinct-def-func-names(ft_1, ft_2) &\stackrel{\text{def}}{=} \{x : \exists i : rem-ext-func(ft_1)[i].fn = x\} \\ &\quad \cap \{x : \exists i : rem-ext-func(ft_2)[i].fn = x\} = \emptyset. \end{aligned}$$

Putting these conditions together we obtain the definition of distinct function tables:

$$\begin{aligned} dstnct_{ft}(ft_1, ft_2) &\stackrel{\text{def}}{=} \forall i \neq j : ft_1[i].fn \neq ft_1[j].fn \\ &\quad \wedge \forall i \neq j : ft_2[i].fn \neq ft_2[j].fn \\ &\quad \wedge dstnct_s^{ft}(ft_1) \wedge dstnct_s^{ft}(ft_2) \\ &\quad \wedge distinct-def-func-names(ft_1, ft_2) \end{aligned}$$

In order to ensure that in the linked function table no external, i.e., undefined, functions occur we need to have that all undefined functions from one function table are defined in the second:

$$\begin{aligned} all-ext-func-covered(ft_1, ft_2) &\stackrel{\text{def}}{=} \\ &\quad \forall f_2 \in ft_2 : is-ext-func(f_2.fid) \\ &\quad \longrightarrow \exists f_1 \in ft_1 : f_1.fn = f_2.fn \wedge \neg is-ext-func(f_1.fid). \end{aligned}$$

The predicate $linked-calls-corr_{ft}(ft)$ ensures that each call statement in (each function of) the function table ft is appropriately defined: calls are made to the functions with defined bodies whereas external calls are used to invoke undefined functions. The predicate checks every single statement s of ft with the auxiliary predicate $linked-calls-corr_{stmt}$:

$$\begin{aligned} linked-calls-corr_{ft}(ft) &\stackrel{\text{def}}{=} ft', \\ ft'[i].fid.body &= linked-calls-corr_{stmt}(ft, ft[i].fid.body). \end{aligned}$$

The predicate $linked-calls-corr_{stmt}(ft, s)$ is defined by induction over the statement structure. For those statements which have substatements s' , namely *comp*, *ifte*, and *loop*, we apply $linked-calls-corr_{ft}(ft, s')$ recursively, i.e.,

$$linked-calls-corr_{stmt}(ft, loop(e, s', sid)) \stackrel{\text{def}}{=} linked-calls-corr_{stmt}(ft, s').$$

For the call or external call statements to the function of name fn we find its body fd in the function table ft . We check $\neg is-ext-func(fd)$ for call statements and $is-ext-func(fd)$ for external calls, respectively.

$$\begin{aligned} linked-calls-corr_{stmt}(ft, scall(e, fn, es, sid)) &\stackrel{\text{def}}{=} \exists fd : (fn, fd) \in ft \wedge \neg is-ext-func(fd), \\ linked-calls-corr_{stmt}(ft, escall(e, fn, es, sid)) &\stackrel{\text{def}}{=} \exists fd : (fn, fd) \in ft \wedge is-ext-func(fd). \end{aligned}$$

For all remaining statements the predicate returns true.

We combine *all-ext-func-covered* and *linked-calls-corr_{ft}* with the C0 functions validity requirement *valid_{fun}* [66, Definition 5.14] for all non-external functions in both function tables in order to obtain the preconditions to correct linking of function tables:

$$\begin{aligned}
\text{precond-link}_{\text{ft}}(te_1, st_1, ft_1, te_2, st_2, ft_2) &\stackrel{\text{def}}{=} \\
&\text{all-ext-func-covered}(ft_1, ft_2) \wedge \text{all-ext-func-covered}(ft_2, ft_1) \\
&\wedge \text{linked-calls-corr}_{\text{ft}}(ft_1) \wedge \text{linked-calls-corr}_{\text{ft}}(ft_2) \\
&\wedge \forall f \in \text{rem-ext-func}(ft_1) : f.f.d \in \text{valid}_{\text{fun}}(te_1, ft_1, st_1) \\
&\wedge \forall f \in \text{rem-ext-func}(ft_2) : f.f.d \in \text{valid}_{\text{fun}}(te_2, ft_2, st_2).
\end{aligned}$$

The following lemma justifies the correctness of function-tables linking. Besides the described preconditions and distinction requirements it has an additional non-trivial assumption. In order to guarantee that all call statements are valid in the linked table we have to assume that the functions which occur in both original function tables have the same signature:

$$\begin{aligned}
\text{same-signatures}(ft_1, ft_2) &\stackrel{\text{def}}{=} \\
\forall f_1 \in ft_1 : \forall f_2 \in ft_2 : f_1.fn = f_2.fn &\longrightarrow f_1.f.d.params = f_2.f.d.params \\
&\wedge f_1.f.d.rtype = f_2.f.d.rtype.
\end{aligned}$$

Lemma 6.11 (Linking establishes function-table validity) Let te_1 and te_2 be type environments, let ft_1 and ft_2 be function tables, and let st_1 and st_2 be symbol tables. Assume that (1) the preconditions to linking of function tables hold, (2) the first function table is not empty and the functions that occur in both tables have same signatures, and (3) the type environments, function tables, and symbol tables are pairwise distinct, then the linked function table is valid:

$$\begin{aligned}
(1) \quad &\text{precond-link}_{\text{ft}}(te_1, st_1, ft_1, te_2, st_2, ft_2) \\
(2) \quad &\wedge ft_1 \neq [] \wedge \text{same-signatures}(ft_1, ft_2) \\
(3) \quad &\wedge \text{dstnct}_{\text{tenv}}(te_1, te_2) \wedge \text{dstnct}_{\text{st}}(st_1, st_2) \wedge \text{dstnct}_{\text{ft}}(ft_1, ft_2) \\
&\longrightarrow \text{link}_{\text{ft}}(ft_1, ft_2) \in \text{valid}_{\text{ft}}(\text{link}_{\text{te}}(te_1, te_2), \text{link}_{\text{st}}(st_1, st_2))
\end{aligned}$$

Isabelle: `cvm/linker/linker_pt.props.link_pt_in_valid_proctables`

Proof. Let us abbreviate $te = \text{link}_{\text{te}}(te_1, te_2)$, $ft = \text{link}_{\text{ft}}(ft_1, ft_2)$, and $gst = \text{link}_{\text{st}}(st_1, st_2)$. We unfold the function-table validity notion [66, Definition 5.17] and need to prove the four following facts about the linked function table.

Subgoal 1. $\forall f \in ft : f.f.d \in \text{valid}_{\text{fun}}(te, ft, gst)$: all functions constituting the function table are valid. Assumption (1) comprises the statements *all-ext-func-covered*(ft_1, ft_2) and *all-ext-func-covered*(ft_2, ft_1) which ensure that there is no external, i.e., undefined, functions in the linked function table. The linking operator affects only call statements. From *same-signatures*(ft_1, ft_2) we conclude that all call statements stay valid.

Subgoal 2. $\forall i \neq j : ft[i].fn \neq ft[j].fn$: all function names are distinct. From the last term of (3) we have that all names in the original function tables are distinct as well

as that all defined functions in both tables have different names. It is enough to conclude the subgoal because the linking algorithm merges all undefined functions into one entry.

Subgoal 3. $dstnct_s^{ft}(ft)$: all statements are distinct. From $dstnct_{ft}(ft_1, ft_2)$ we have that statements of original programs are distinct. The linking algorithm involves the statement renumbering mechanism. This ensures that all statements besides calls are distinct in the obtained function table. As for the call statements, the lemma's assumptions $linked-calls-corr_{ft}(ft_1)$ and $linked-calls-corr_{ft}(ft_2)$ forbid situations where in one of the original function tables, say ft_1 , there are call and external call statements with the same statement identifier and signature which are transformed during linking into identical call statements by means of the function $ext-upd_{stmt}$ (Definition 6.3).

Subgoal 4. $ft \neq []$: the function table is not empty. Follows from $ft_1 \neq []$.

□

Translatability

In order to formulate a correctness statement that linked programs are translatable let us recall some definitions from the C0 small-step semantics and code generation algorithm. We denote that a function f is translatable by $f \in xltbl_{func}(te, ft, gst)$ [66, Definition 7.40]. The allocated size of a symbol table st is computed by means of the function $asize_{st}(st)$ [66, Definition 7.11]. The code size of a function table ft with respect to a type environment te and global-symbol table gst is computed by means of the function $csize_{prog}(te, gst, ft)$ [66, Definition 7.5].

Lemma 6.12 (Linking produces translatable programs) Let te_1 and te_2 be type environments, let ft_1 and ft_2 be function tables, and let st_1 and st_2 be symbol tables. Let $ft'_1 = ext-upd_{ft}(ft_2, ft_1)$ and $ft'_2 = ext-upd_{ft}(ft_1, ft_2)$ be updated function tables where all external calls are replaced. Assume that (1) preconditions to linking of type environments, symbol tables, and function tables hold, (2) all functions in updated function tables are translatable, (3) doubled size of symbol tables sum fits into 32 bits, and (4) computed size of updated function tables fits into 26 bits with respect to the program base, then the linked program is translatable:

$$\begin{aligned}
(1) \quad & precond-link_{te}(te_1, te_2) \\
& \wedge precond-link_{st}(te_1, st_1, te_2, st_2) \\
& \wedge precond-link_{ft}(te_1, st_1, ft_1, te_2, st_2, ft_2) \\
(2) \quad & \wedge \forall f \in ft'_1 : f.fd \in xltbl_{func}(te_1, ft_1, st_1) \\
& \wedge \forall f \in ft'_2 : f.fd \in xltbl_{func}(te_2, ft_2, st_2) \\
(3) \quad & \wedge 2 \cdot (asize_{st}(st_1) + asize_{st}(st_2)) < 2^{32} \\
(4) \quad & \wedge PROGBASE + 4 \cdot (csize_{prog}(te_1, st_1, ft'_1) + csize_{prog}(te_2, st_2, ft'_2)) < 2^{25} \\
& \longrightarrow (link_{te}(te_1, te_2), link_{ft}(ft_1, ft_2), link_{st}(st_1, st_2)) \in xltbl_{prog}.
\end{aligned}$$

Isabelle: `cvm/linker/linker-transl.props.link.in.translatable.programs`

Proof. Let us abbreviate $te = link_{te}(te_1, te_2)$, $ft = link_{ft}(ft_1, ft_2)$, and $gst = link_{st}(st_1, st_2)$. We unfold the definition of translatable programs [66, Definition 7.41] and need to prove the three following facts.

Subgoal 1. $PROGBASE + 4 \cdot csize_{prog}(te, gst, ft) < 2^{25}$: program base plus the code size fits into 26 bits. Follows from assumption (4).

Subgoal 2. $\forall f \in ft : f.fd \in xltbl_{func}(te, ft, gst)$: all functions are translatable. In (2) we assume for both function tables that all functions are translatable after replacing all external calls. Since the linking algorithm replaces all external calls we conclude the subgoal.

Subgoal 3. $2 \cdot asize_{st}(gst) < 2^{32}$: global-symbol table is translatable. Follows from assumption (3) and the fact that the size of the linked symbol table is always less than the sum of sizes of given symbol tables.

Subgoal 4. $abase_{lm}(te, ft, gst) < 2^{32}$: stack start address fits into 32 bits. Follows from the definition of the constant $ABASE_{lm}$ which is equal to the stack start address.

Subgoal 5. $ABASE_{hm} + ASIZE_{hm}^{max} < 2^{32}$: heap end address fits into 32 bits. Follows from definition of the constants.

□

6.3 Obtaining a Concrete Kernel

Having the linking mechanism formally defined we can formalize a concrete kernel as a function of an abstract kernel. The concrete kernel is the CVM framework implementation linked with an abstract kernel. Let π_{AK} be a C0 program of the abstract kernel.

The C0 program of the concrete kernel is defined as:

$$\begin{aligned} \pi_{CK} &:: \Pi_{C0} \mapsto \Pi_{C0}, \\ \pi_{CK}(\pi_{AK}) &\stackrel{\text{def}}{=} link_{\pi}(\pi_{CVM}, \pi_{AK}). \end{aligned}$$

Additionally we define three functions for accessing the type environment, function table, and global symbol table of the concrete kernel. The type environment of the concrete kernel is accessed with the following function:

$$\begin{aligned} te_{CK} &:: \Pi_{C0} \mapsto Tenv, \\ te_{CK}(\pi_{AK}) &\stackrel{\text{def}}{=} \pi_{CK}(\pi_{AK}).te. \end{aligned}$$

We define the function for extracting the function table of the concrete kernel:

$$\begin{aligned} ft_{CK} &:: \Pi_{C0} \mapsto Functable, \\ ft_{CK}(\pi_{AK}) &\stackrel{\text{def}}{=} \pi_{CK}(\pi_{AK}).ft. \end{aligned}$$

Finally, the global symbol table of the concrete kernel is obtained by means of the following function:

$$\begin{aligned} gst_{CK} &:: \Pi_{C0} \mapsto Symtable, \\ gst_{CK}(\pi_{AK}) &\stackrel{\text{def}}{=} \pi_{CK}(\pi_{AK}).gst. \end{aligned}$$

6.4 Validity and Translatability of the Concrete Kernel

For application of the linker correctness theorem some properties have to hold for each program. These properties could be shown for the CVM implementation because we have the completely defined CVM program. As for the abstract kernel, the properties will be shown after the instantiation of π_{AK} with particular code. Thus, these properties will stay as assumptions to the top level theorem. We define predicate

$$abs_kernel_props :: \Pi_{C0} \mapsto \mathbb{B}.$$

where we collect all necessary properties for abstract kernel.

Validity of a linked type environment. Validity of the CVM type environment is shown by construction.

Corollary 6.13 $te_{CVM} \in valid_{\text{tenv}}$.

Isabelle: `cvm/code/cvm_tt_props.valid_tenv_cvm_tt`

Other preconditions to correct linking of type environments could not be shown at the moment. We add them to the properties of the abstract kernel:

$$\begin{aligned} abs_kernel_props(\pi_{AK}) &\stackrel{\text{def}}{=} \pi_{AK}.te \in valid_{\text{tenv}} \\ &\wedge \quad dstnct_{\text{tenv}}(te_{CVM}, \pi_{AK}.te) \\ &\wedge \quad \dots \end{aligned}$$

Having this, and using Lemma 6.9 we can show the validity of the linked type environment.

Lemma 6.14 (Validity of the concrete kernel type environment) Assume that the properties of the abstract kernel hold, then the type environment of the concrete kernel is valid:

$$abs_kernel_props(\pi_{AK}) \longrightarrow te_{CK}(\pi_{AK}) \in valid_{\text{tenv}}.$$

Isabelle: `cvm/config/c0.config_props.abs_kernel_properties_impl.valid_tenv_linked_tt`

Validity of a linked symbol table. Similarly to the type environment, the validity of the CVM symbol table is shown by construction.

Corollary 6.15 $gst_{CVM} \in valid_{\text{st}}(te_{CVM})$.

Isabelle: `cvm/code/cvm_st_props.valid_symboltable_cvm`

From the source code of VAMOS and OLOS we know that the CVM code and the abstract-kernel code do not have shared global variables. This allows us to strengthen $dstnct_{\text{st}}$:

$$\begin{aligned} abs_kernel_props(\pi_{AK}) &\stackrel{\text{def}}{=} \dots \\ &\wedge \quad \pi_{AK}.gst \in valid_{\text{st}}(\pi_{AK}.te) \\ &\wedge \quad vns(gst_{CVM}) \cap vns(\pi_{AK}.gst) = \emptyset \\ &\wedge \quad \dots \end{aligned}$$

Since we can show the implication:

$$vns(gst_{CVM}) \cap vns(\pi_{AK}.gst) = \emptyset \longrightarrow dstnct_{st}(gst_{CVM}, \pi_{AK}.gst),$$

the validity of the linked symbol table follows from Lemma 6.10.

Lemma 6.16 (Validity of the concrete kernel symbol table) Assume that the properties of the abstract kernel hold, then the symbol table of the concrete kernel is valid:

$$abs_kernel_props(\pi_{AK}) \longrightarrow gst_{CK}(\pi_{AK}) \in valid_{st}(te_{CK}(\pi_{AK})).$$

Isabelle: `cvm/config/c0_config_props.abs_kernel_properties_impl_valid_symboltable_linked_st`

Validity of a linked function table. For the CVM function table we have the following properties true by construction:

Corollary 6.17 $\forall f \in rem_ext_func(ft_{CVM}) :$
 $f.fn \in valid_{fun}(te_{CVM}, ft_{CVM}, gst_{CVM}).$

Isabelle: `cvm/code/cvm_pt_props.list_all_valid_functions_filter_not_is_Skip_cvm_pt`

Corollary 6.18 $ft_{CVM} \neq [].$

Isabelle: `cvm/code/cvm_pt_props.cvm_pt_not_Nil`

Corollary 6.19 $\forall i \neq j : ft_{CVM}[i].fn \neq ft_{CVM}[j].fn.$

Isabelle: `cvm/code/cvm_pt_props.distinct_map_fst_cvm_pt`

Corollary 6.20 $dstnct_s^{ft}(ft_{CVM}).$

Isabelle: `cvm/code/cvm_pt_props.stmts_distinct_pt_cvm_pt`

Corollary 6.21 $linked_calls_corr_{ft}(ft_{CVM}).$

Isabelle: `cvm/code/cvm_pt_props.correct_kind_of_Call_cvm_pt`

For the abstract kernel function table (possibly together with the CVM function tables) we reserve the following statements to be proven later:

$$\begin{aligned} abs_kernel_props(\pi_{AK}) &\stackrel{\text{def}}{=} \dots \\ &\wedge \text{same_signatures}(ft_{CVM}, \pi_{AK}.ft) \\ &\wedge \forall i \neq j : \pi_{AK}.ft[i].fn \neq \pi_{AK}.ft[j].fn \\ &\wedge dstnct_s^{ft}(\pi_{AK}.ft) \\ &\wedge all_ext_func_covered(ft_{CVM}, \pi_{AK}.ft) \\ &\wedge all_ext_func_covered(\pi_{AK}.ft, ft_{CVM}) \\ &\wedge linked_calls_corr_{ft}(\pi_{AK}.ft) \\ &\wedge distinct_def_func_names(ft_{CVM}, \pi_{AK}.ft) \\ &\wedge \forall f \in rem_ext_func(\pi_{AK}.ft) : \\ &\quad f.fd \in valid_{fun}(\pi_{AK}.te, \pi_{AK}.ft, \pi_{AK}.gst) \\ &\wedge \dots \end{aligned}$$

To prove the validity of the linked function table we show first:

$$abs_kernel_props(\pi_{AK}) \longrightarrow precondition_link_{ft}(te_{CVM}, gst_{CVM}, ft_{CVM}, \pi_{AK}.te, \pi_{AK}.gst, \pi_{AK}.ft)$$

and

$$abs_kernel_props(\pi_{AK}) \longrightarrow dstnct_{ft}(ft_{CVM}, \pi_{AK}.ft),$$

and with the help of Lemma 6.11 conclude with the following lemma.

Lemma 6.22 (Validity of the concrete kernel function table) Assume that the properties of the abstract kernel hold, then the function table of the concrete kernel is valid:

$$abs_kernel_props(\pi_{AK}) \longrightarrow ft_{CK}(\pi_{AK}) \in valid_{ft}(te_{CK}(\pi_{AK}), gst_{CK}(\pi_{AK})).$$

Isabelle: `cvm/config/c0.config.props.abs_kernel_properties_impl.valid_proctables`

Translatability of a linked program. It is easy to show that the CVM functions with external calls replaced are translatable.

Corollary 6.23 $\forall f \in ext_upd_{ft}(\pi_{AK}.ft, ft_{CVM}) :$
 $f.fd \in xltbl_{func}(te_{CVM}, ft_{CVM}, gst_{CVM})$

Isabelle: `cvm/code/cvm.pt.props.list_all_translatable_functions.ESCalls.update.pt_2.cvm.pt`

Besides the translatability of abstract kernel functions we need some restrictions on the size of the compiled code and global symbol table:

$$\begin{aligned} abs_kernel_props(\pi_{AK}) &\stackrel{\text{def}}{=} \\ &\dots \\ &\wedge \quad \forall f \in ext_upd_{ft}(ft_{CVM}, \pi_{AK}.ft) : \\ &\quad f.fd \in xltbl_{func}(\pi_{AK}.te, \pi_{AK}.ft, \pi_{AK}.gst) \\ &\wedge \quad 4 \cdot csize_{prog}(\pi_{AK}.te, \pi_{AK}.gst, ext_upd_{ft}(ft_{CVM}, \pi_{AK}.ft)) \\ &\quad + BUBBLE_{code} = ABASE_{gm} - PROGBASE \\ &\quad - 4 \cdot csize_{prog}(te_{CVM}, gst_{CVM}, ext_upd_{ft}(\pi_{AK}.ft, ft_{CVM})) \\ &\wedge \quad asize_{st}(\pi_{AK}.gst) + BUBBLE_{gm} = \\ &\quad ABASE_{lm} - ABASE_{gm} - asize_{st}(gst_{CVM}) \\ &\wedge \quad \dots \end{aligned}$$

Using Lemma 6.12 we can prove that the concrete kernel program is translatable.

Lemma 6.24 (Translatability of the concrete kernel program) Assume that the properties of the abstract kernel hold, then the program of the concrete kernel is translatable:

$$abs_kernel_props(\pi_{AK}) \longrightarrow (te_{CK}(\pi_{AK}), ft_{CK}(\pi_{AK}), gst_{CK}(\pi_{AK})) \in xltbl_{prog}.$$

Isabelle: `cvm/config/c0.config.props.abs_kernel_properties_impl.linked.in.translatable.programs`

Correctness of a Microkernel

Contents

7.1	CVM Correctness Criteria	133
7.2	CVM Correctness Theorem	152
7.3	CVM Correctness Theorem Proof	155

In this chapter we introduce correctness criteria and a theorem of the CVM model, a framework for microkernel developers. The criteria are formulated as an abstraction relation from a VAMP ISA with devices configurations towards the CVM model state. The paper-and-pencil theory behind the CVM model correctness was originally introduced by Gargano et al. [41]. Besides this thesis the mentioned theory inspired also In der Rieden's thesis [32] which we discuss in Section 11.

We start in Section 7.1 with a formal introduction of correctness criteria of the CVM model. In Section 7.2 we state the correctness theorem of CVM. Finally, in Section 7.3 we outline a skeleton of this theorem's proof. Complete details on each induction case of the proof are presented in further chapters (cf. Chapter 9 and Chapter 10).

7.1 CVM Correctness Criteria

This section introduces an abstraction relation for CVM

$$cvm-sim :: \Pi_{C0} \times C_{CVM} \times C_{C0} \times C_{ISA+DS} \mapsto \mathbb{B},$$

$$cvm-sim(\pi_{AK}, c_{CVM}, c_{C0}, c_{ISA+DS}),$$

which holds if the CVM configuration c_{CVM} is encoded by both the states of VAMP ISA with devices c_{ISA+DS} and the concrete kernel c_{C0} with respect to the abstract kernel program π_{AK} . The structure of the relation is depicted in Figure 7.1.

We distinguish three kinds of CVM states: (i) user executions, (ii) kernel execution during waiting for interrupts, and (iii) other kernel executions. It is simple to distinguish the first state: a CVM configuration c_{CVM} encodes some user execution if the current process component $c_{CVM}.cup$ has a value of some *pid*. As for the kernel executions we introduce the predicate *is-wait-state*(c_{CVM}) to denote a waiting for interrupt state. Recall from Section 5.3 that when CVM waits for interrupts the program rest of its abstract




Figure 7.1: CVM abstraction relation.

kernel component $c_{\text{CVM}}.ak$ is artificially set to an assembly statement. Therefore, we define

$$is\text{-}wait\text{-}state(c_{\text{CVM}}) \stackrel{\text{def}}{=} is\text{-}asm(c_{\text{CVM}}.ak.prog).$$

Depending on the kind of a CVM state the CVM abstraction relation is introduced in two forms: $cvm\text{-}sim_{\text{kernel}}$ and $cvm\text{-}sim_{\text{weak}}$. The former must hold for kernel configurations except for the waiting for interrupt state while the latter is designed to specify correctness criteria during user executions and when the kernel is waiting for interrupts.

$$cvm\text{-}sim(\pi_{\text{AK}}, c_{\text{CVM}}, c_{\text{C0}}, c_{\text{ISA+DS}}) \stackrel{\text{def}}{=} \begin{cases} cvm\text{-}sim_{\text{weak}}(\pi_{\text{AK}}, c_{\text{CVM}}, c_{\text{C0}}, c_{\text{ISA+DS}}, 0) & \text{if } c_{\text{CVM}}.cup = \perp \\ & \wedge is\text{-}wait\text{-}state(c_{\text{CVM}}) \\ cvm\text{-}sim_{\text{kernel}}(\pi_{\text{AK}}, c_{\text{CVM}}, c_{\text{C0}}, c_{\text{ISA+DS}}) & \text{if } c_{\text{CVM}}.cup = \perp \\ & \wedge \neg is\text{-}wait\text{-}state(c_{\text{CVM}}) \\ cvm\text{-}sim_{\text{weak}}(\pi_{\text{AK}}, c_{\text{CVM}}, c_{\text{C0}}, c_{\text{ISA+DS}}, pid) & \text{if } c_{\text{CVM}}.cup = [pid] \end{cases}$$

Further in this section we formally define relations $cvm\text{-}sim_{\text{kernel}}$ and $cvm\text{-}sim_{\text{weak}}$. Before that, let us introduces a number of auxiliary definitions.

7.1.1 Obtaining Values of Variables

In order to relate configurations of the CVM model to states of VAMP ISA with devices we must be able to express such high-level concepts as the kernel's C0 variables in terms of low-level hardware models. When a kernel and user processes run on a physical combined system there are only two places to store their code and data: the main physical memory and the hard disk. Further we define functions that read values of CVM's and user's variables from these two storages.

We compute an offset in the memory of an assembly or ISA configurations for a variable of name vn within a symbol table st by means of the following function [66, Def. 7.10]:

$$displ_v(st, vn) \stackrel{\text{def}}{=} \begin{cases} A & \text{if } st = [] \\ 0 & \text{if } st = (vn, ty) \circ st' \\ asize_t(ty) + displ_v(st', vn) & \text{if } st = (vn', ty) \circ st' \wedge vn' \neq vn \end{cases}$$

Having this and assuming that vn is a name of a global variable we define the variable's address as

$$ad_{vn} \stackrel{\text{def}}{=} \text{ABASE}_{\text{gm}} + displ_v(gst_{\text{CVM}}, vn).$$

We extend this definition for process's registers. We know that registers of a process p are stored consecutively in its process control block. Let reg be a serial number of a register in the PCB we are interested in. Then the address of this register in the physical memory is computed by the following formula:

$$ad_{reg}^p \stackrel{\text{def}}{=} \text{ABASE}_{gm} + \text{displ}_v(\text{gst}_{CVM}, \text{pcb}) + p \cdot 2^9 + reg \cdot 4.$$

Above, 2^9 is a size of a single process control block. In fact, the data in a pcb consume 328 bytes. We align this size to a closest power of 2 from above — 2^9 — by adding a respective amount of empty space at the end of each pcb.

We read a bit vector from an ISA memory m at an address a given as a natural number by means of the function

$$\text{read-isa}(m, a) \stackrel{\text{def}}{=} m_{word}(\text{bin}(a)).$$

Now we have a possibility to interpret the resulting bit vector of such reading either as a binary or a two's complement number and convert it into a natural or an integer number, respectively. For this we define two functions which read the memory of an ISA configuration c_{ISA} and perform the desired conversions:

$$\begin{aligned} \text{nat}_{vars}(c_{ISA}, a) &\stackrel{\text{def}}{=} \langle \text{read-isa}(c_{ISA}.Mem_{ISA}, a) \rangle, \\ \text{int}_{vars}(c_{ISA}, a) &\stackrel{\text{def}}{=} [\text{read-isa}(c_{ISA}.Mem_{ISA}, a)]. \end{aligned}$$

Combining these functions with our notation for a variable addresses we define aliases for obtaining values of particular CVM implementation variables. The value of the current process variable **cup** is extracted from the memory of a VAMP ISA with devices configuration c_{ISA+DS} by means of the function

$$\text{val}_{cup}(c_{ISA+DS}) \stackrel{\text{def}}{=} \text{nat}_{vars}(c_{ISA+DS}.cpu, ad_{cup}),$$

while the value of the status register variable **sr** is obtained as

$$\text{val}_{sr}(c_{ISA+DS}) \stackrel{\text{def}}{=} \text{nat}_{vars}(c_{ISA+DS}.cpu, ad_{sr}).$$

With the help of these two definitions we easily will be able to formulate correctness relations for the corresponding components of the CVM model: we will equate the values retrieved from ISA to the respective values $c_{CVM}.cup$ and $c_{CVM}.sr$.

Recall that the swap hard disk is a device with identifier **SWAP_DID** in the devices system configuration $c_{ISA+DS}.devs$. We read an integer value from the hard disk's swap memory at an address a given as a natural 32-bit number by means of the function:

$$\text{int}_{swap}(c_{DS}, a) \stackrel{\text{def}}{=} n2i(\text{the-hd}(c_{DS}(\text{SWAP_DID})).sm[150 \cdot 1024 + a/4]).$$

Note that an offset of 150 pages appears in the swap memory address computation due to the boot region located at the beginning of the hard disk.

7.1.2 Devices Relation

The first non-trivial, but nevertheless simple, correctness criterion of CVM is the devices relation. Recall Definition 5.6: on the initialization CVM's devices system is constructed as a copy of VAMP ISA's devices system from which the swap hard disk is excluded.

By design the remaining devices operate equally in CVM configurations and in the underlying physical combined system configuration.

Definition 7.1 (Devices relation) The devices relation claims that the device states in CVM and VAMP ISA configurations are equal except for the swap hard disk which is an idle device in CVM:

$$\begin{aligned} dev-rel(c_{CVM}, c_{ISA+DS}) &\stackrel{\text{def}}{=} \\ &\forall did : did \neq \text{SWAP_DID} \longrightarrow c_{CVM}.ds(did) = c_{ISA+DS}.devs(did) \\ &\wedge \text{is-idle-dev}(c_{CVM}.ds(\text{SWAP_DID})). \end{aligned}$$

Isabelle: `cvm/cvm.correct/cvm.sim.dev.sim`

7.1.3 Relation for User Processes

The correctness relation for user processes states whether the user processes configurations $c_{CVM}.ups$ are represented in the configuration c_{ISA+DS} of a VAMP ISA machine with devices. An active user process, i.e., the one that is currently running on the processor, is represented by the contents of hardware registers. Suspended user processes are implemented by the process control blocks. In order to distinguish these two cases we will analyze the value of the current process identifier together with the system mode predicate:

$$is-sys(c_{ISA+DS}) \stackrel{\text{def}}{=} is-sys-mode_{ISA}(c_{ISA+DS}.cpu).$$

In both cases memories of user processes are stored in the physical memory and on the hard disk.

We introduce the function $vm(c_{ISA+DS}, p)$ which performs the mentioned case distinction and reconstructs a virtual assembly machine for a given process identifier p :

$$vm(c_{ISA+DS}, p) \stackrel{\text{def}}{=} \begin{cases} vm_{\text{direct}}(c_{ISA+DS}, p) & \text{if } \neg is-sys(c_{ISA+DS}) \wedge val_{cup}(c_{ISA+DS}) = p \\ vm_{\text{vars}}(c_{ISA+DS}, p) & \text{otherwise} \end{cases}.$$

The first case corresponds to a situation when the process p is active and its virtual machine is constructed directly from the hardware registers with the help of the function vm_{direct} . In the second case the process p is suspended and its virtual machine is reconstructed from variables (PCBs) by means of the function vm_{vars} . The definitions of both functions follow. Note that for reconstruction of the memory they will use the function $mem(c_{ISA+DS}, p)$ which we define later.

Virtual Machine Reconstructed from Variables

Normal and delayed program counters of a process p are stored in the physical memory at addresses ad_{PC}^p and ad_{DPC}^p , respectively. In order to retrieve their values we define two following functions:

$$\begin{aligned} dpc_{\text{vars}}(c_{ISA+DS}, p) &\stackrel{\text{def}}{=} nat_{\text{vars}}(c_{ISA+DS}.cpu, ad_{DPC}^p), \\ pc'_{\text{vars}}(c_{ISA+DS}, p) &\stackrel{\text{def}}{=} nat_{\text{vars}}(c_{ISA+DS}.cpu, ad_{PC}^p). \end{aligned}$$

A (part of a) general purpose register file is obtained by reading 31 words from the main memory starting at address $ad_{GPRS_1}^p$. The function for reading yields a list of integers and has the following definition:

$$get\text{-}gpr(c_{ISA}, p) \stackrel{\text{def}}{=} [int_{\text{vars}}(c_{ISA}, ad_{GPRS_1}^p), \dots, int_{\text{vars}}(c_{ISA}, ad_{GPRS_{EF+n-1}}^p)].$$

All user process have their very first general purpose register always equal to zero. Combining this we obtain all GPR values constructed from variables:

$$gpr_{\text{vars}}(c_{ISA+DS}, p) \stackrel{\text{def}}{=} 0 \circ get\text{-}gpr(c_{ISA+DS}, cpu, p).$$

Analogous functions are defined for reading from the special purpose register file stored in process control blocks. The indices of the SPRs we are interested in are $SPRS_{pto}$ and $SPRS_{ptl}$, and the corresponding register addresses are $ad_{SPRS_{pto}}^p$ and $ad_{SPRS_{ptl}}^p$, respectively. The formal definition of the function for reading these two special registers from PCBs is as follows:

$$get\text{-}spr(c_{ISA}, p) \stackrel{\text{def}}{=} [int_{\text{vars}}(c_{ISA}, ad_{SPRS_{pto}}^p), int_{\text{vars}}(c_{ISA}, ad_{SPRS_{ptl}}^p)].$$

Values of some special registers are not stored in the process control blocks. One example is the status registers: within CVM it is shared between all processes and its value is stored in the variable **sr**. Another example is the mode register. As user operate only in user mode it makes no sense to store its value in PCBs. Considering these facts we define the following function which delivers an assembly special purpose register file for a given user process:

$$spr_{\text{vars}}(c_{ISA+DS}, p) \stackrel{\text{def}}{=} n2i(val_{sr}(c_{ISA+DS})) \circ 0^8 \circ get\text{-}spr(c_{ISA+DS}, cpu, p) \circ 0^5 \circ 1 \circ 0^{15}.$$

Altogether, we define the virtual machine reconstructed from variables as follows:

$$vm_{\text{vars}}(c_{ISA+DS}, p) \stackrel{\text{def}}{=} (dpc_{\text{vars}}(c_{ISA+DS}, p), \\ pc'_{\text{vars}}(c_{ISA+DS}, p), \\ gpr_{\text{vars}}(c_{ISA+DS}, p), \\ spr_{\text{vars}}(c_{ISA+DS}, p), \\ mem(c_{ISA+DS}, p)).$$

Virtual Machine Reconstructed Directly

When we reconstruct a virtual machine for a process p directly from the hardware registers values we need much less effort. Basically, the virtual machine's components are obtained by interpreting corresponding hardware registers as binary or two's complement numbers. For program counters we can perform a conversion to binary numbers directly and define:

$$dpc_{\text{direct}}(c_{ISA+DS}) \stackrel{\text{def}}{=} \langle c_{ISA+DS}, cpu, dpc \rangle, \\ pc'_{\text{direct}}(c_{ISA+DS}) \stackrel{\text{def}}{=} \langle c_{ISA+DS}, cpu, pc \rangle.$$

For a VAMP ISA register file $regs$ we define a function which converts the whole file to a list of integers:

$$regs\text{-}convert(regs) \stackrel{\text{def}}{=} [[regs(bin(0))], \dots, [regs(bin(31))]].$$

Having this, we define the directly reconstructed general and special purpose register files:

$$\begin{aligned} gpr_{\text{direct}}(c_{\text{ISA}+\text{DS}}) &\stackrel{\text{def}}{=} \text{regs-convert}(c_{\text{ISA}+\text{DS}}.\text{cpu.gpr}), \\ spr_{\text{direct}}(c_{\text{ISA}+\text{DS}}) &\stackrel{\text{def}}{=} \text{regs-convert}(c_{\text{ISA}+\text{DS}}.\text{cpu.spr}). \end{aligned}$$

Altogether, we define the virtual machine reconstructed directly as follows:

$$\begin{aligned} vm_{\text{direct}}(c_{\text{ISA}+\text{DS}}, p) &\stackrel{\text{def}}{=} (dpc_{\text{direct}}(c_{\text{ISA}+\text{DS}}, p), \\ &\quad pc'_{\text{direct}}(c_{\text{ISA}+\text{DS}}, p), \\ &\quad gpr_{\text{direct}}(c_{\text{ISA}+\text{DS}}, p), \\ &\quad spr_{\text{direct}}(c_{\text{ISA}+\text{DS}}, p), \\ &\quad mem(c_{\text{ISA}+\text{DS}}, p)). \end{aligned}$$

Reconstructing Virtual Memory

Independently of whether a process's virtual machine is constructed from variables or directly the process's virtual memory is stored in the main physical memory and on the hard disk. For each memory address, the decision where the data can be found is taken according to the valid bit of the respective page table entry.

On the input we have a process identifier p and a virtual address va . Our goal is to formally specify address translation mechanism following its implementation in CVM. First, we define how a physical memory address is computed, then we introduce a swap memory address computation.

Physical memory address. Since a single memory page in our system contains 2^{12} bytes a page and byte indices of a virtual address va represented as a natural number are defined as follows:

$$\begin{aligned} px(va) &\stackrel{\text{def}}{=} va/2^{12}, \\ bx(va) &\stackrel{\text{def}}{=} va \bmod 2^{12}. \end{aligned}$$

The page table origin and length for a process p are obtained from the memory of ISA by reading the registers pto or ptl , respectively, from the process control block:

$$\begin{aligned} get-ptl(c_{\text{ISA}}, p) &\stackrel{\text{def}}{=} nat_{\text{vars}}(c_{\text{ISA}}, ad_{SPRS_{ptl}}^p), \\ get-ptl(c_{\text{ISA}}, p) &\stackrel{\text{def}}{=} int_{\text{vars}}(c_{\text{ISA}}, ad_{SPRS_{ptl}}^p). \end{aligned}$$

Note that in case of ptl we follow the CVM's implementation and represent the result as an integer. The reason is that we want the domain of origins to be extended with -1 which denotes that a process has no memory. The i -th page table entry of a process p is delivered by reading the i -th word in the physical memory starting from the respective page table origin:

$$get-ptl(c_{\text{ISA}}, p, i) \stackrel{\text{def}}{=} nat_{\text{vars}}(c_{\text{ISA}}, get-ptl(c_{\text{ISA}}, p) \cdot 2^{12} + i \cdot 4).$$

The page index, i.e., twenty most significant bits, of a page table entry has a meaning of a physical page index. Combining it with a byte index of the virtual address we get the physical memory address. Formally:

$$pma(c_{\text{ISA}}, p, va) \stackrel{\text{def}}{=} px(get-ptl(c_{\text{ISA}}, p, px(va))) \cdot 2^{12} + bx(va).$$

Swap memory address. We use big pages of size 2^{22} bytes. Therefore, big-page and big-byte indices of a virtual address va represented as a natural number are defined as follows:

$$\begin{aligned} bpx(va) &\stackrel{\text{def}}{=} va/2^{22}, \\ bbx(va) &\stackrel{\text{def}}{=} va \bmod 2^{22}. \end{aligned}$$

We obtain the big-page table origin for a process p by reading a natural number from the memory of ISA with devices at address ad_{bpto}^p :

$$get\text{-}bpto(c_{\text{ISA}}, p) \stackrel{\text{def}}{=} nat_{\text{vars}}(c_{\text{ISA}}, ad_{bpto}^p).$$

Note, that big-page table origins do not store absolute values of addresses, but only indices within the $bptspace$ array. To obtain the absolute address we need to add the start address of this array $ad_{bptspace}$. The i -th big-page table entry of a process p is defined as the i -th word read from the physical memory starting from the corresponding big-page table origin:

$$get\text{-}bpte(c_{\text{ISA}}, p, i) \stackrel{\text{def}}{=} nat_{\text{vars}}(c_{\text{ISA}}, ad_{bptspace} + get\text{-}bpto(c_{\text{ISA}}, p) \cdot 4 + i \cdot 4).$$

Big-page table entries store big-page indices. Therefore, the desired swap memory address is defined as a combination of the respective big-page table entry and the big-byte index:

$$sma(c_{\text{ISA}}, p, va) \stackrel{\text{def}}{=} get\text{-}bpte(c_{\text{ISA}}, p, bpx(va)) \cdot 2^{22} + bbx(va).$$

Taking a decision. From a page table entry pte we extract the valid bit at bit position 11:

$$v(pte) \stackrel{\text{def}}{=} pte/2^{12} \bmod 2.$$

The value of this bit signals whether the page we are considering resides in the main or swap memory. We define the function $mem :: C_{\text{ISA}+\text{DS}} \times \mathbb{N} \mapsto Mem_{\text{ASM}}$ which makes this decision and creates an assembly memory components which we use in the reconstruction functions defined above in this chapter:

$$\begin{aligned} mem &:: C_{\text{ISA}+\text{DS}} \times \mathbb{N} \mapsto Mem_{\text{ASM}} \\ mem(c_{\text{ISA}+\text{DS}}, p)(va) &\stackrel{\text{def}}{=} \begin{cases} int_{\text{vars}}(c_{\text{ISA}+\text{DS}}.cpu, pma(c_{\text{ISA}+\text{DS}}.cpu, p, va \cdot 4)) & \text{if } v? \\ int_{\text{swap}}(c_{\text{ISA}+\text{DS}}.devs, sma(c_{\text{ISA}+\text{DS}}.cpu, p, va \cdot 4)) & \text{otherwise} \end{cases}, \end{aligned}$$

where $v? = v(get\text{-}pte(c_{\text{ISA}+\text{DS}}.cpu, p, ppx(va \cdot 4))) = 1$.

The $\mathcal{B}$ -relation

We have completed the definition of the function $vm(c_{\text{ISA}+\text{DS}}, p)$ which reconstructs a virtual machines for a process p from an ISA machine with devices. Now we are able to define a correctness criterion for user processes which we call the $\mathcal{B}$ -relation.

The basic idea behind the $\mathcal{B}$ -relation is to reconstruct virtual machines for every user process and check whether each of these machines match the one specified by the CVM user process component ups . For this we define an equality check operator for assembly machines. At first glance a definition of such operator should simply equate respective components of two assembly configurations. Here come two peculiarities. First, we can

check only those special purpose registers that are stored in process control blocks or other kernel variables. With the following function which takes an assembly register file *regs* as an argument we define the special registers concerned:

$$\text{stored-spr}(\text{regs}) \stackrel{\text{def}}{=} [\text{regs}[\text{sr}], \text{regs}[\text{pto}], \text{regs}[\text{ptl}], \text{regs}[\text{mode}]].$$

The second peculiarity arises when we compare memories. Since we model assembly memory as a mapping from address given as natural numbers to integer contents we deal with 2^{32} memory cells. However, not all of them are initialized and store sensible values which could be compared. As a solution we introduce a parameter *vm-size* which denotes the upper bound for memory addresses to be read and checked.

Definition 7.2 (Assembly configurations equality) Two assembly configurations c_{ASM}^1 and c_{ASM}^2 are compared by means of the following predicate:

$$\begin{aligned} \text{asm-equal}(c_{\text{ASM}}^1, c_{\text{ASM}}^2, \text{vm-size}) &\stackrel{\text{def}}{=} c_{\text{ASM}}^1.\text{dpc} = c_{\text{ASM}}^2.\text{dpc} \\ &\wedge c_{\text{ASM}}^1.\text{pc} = c_{\text{ASM}}^2.\text{pc} \\ &\wedge \text{tl}(c_{\text{ASM}}^1.\text{gpr}) = \text{tl}(c_{\text{ASM}}^2.\text{gpr}) \\ &\wedge \text{stored-spr}(c_{\text{ASM}}^1.\text{spr}) = \text{stored-spr}(c_{\text{ASM}}^2.\text{spr}) \\ &\wedge \forall a < \text{vm-size} : c_{\text{ASM}}^1.m(a/4) = c_{\text{ASM}}^2.m(a/4). \end{aligned}$$

Isabelle: `cvm/map/B.relation.ASMcore.equality`

The only thing that remains before we can state the desired correctness relation for user processes is the right choice of the parameter *vm-size*. For each process *p* we should compare only those virtual memory parts that have been allocated. The size of the allocated memory measured in pages is stored in the page table length register and is expressed by the formula $\text{get-ptl}(c_{\text{ISA}}, p) + 1$. Note that one is added since due to the fact that a process has no memory is signal by the *ptl* value -1 .

Definition 7.3 (User processes relation) The $\mathcal{B}$ -relation, denoted by $\mathcal{B}(\text{ups}, c_{\text{ISA}+\text{DS}})$, is nothing but an equality of assembly machines for all user processes parametrized with the right amount of virtual memory:

$$\begin{aligned} \mathcal{B}(\text{ups}, c_{\text{ISA}+\text{DS}}) &\stackrel{\text{def}}{=} \forall 0 < p < \text{PID_MAX} : \\ &\text{asm-equal}(\text{vm}(c_{\text{ISA}+\text{DS}}, p), \text{ups}(p), (\text{get-ptl}(c_{\text{ISA}+\text{DS}}.\text{cpu}, p) + 1) \cdot 2^{12}). \end{aligned}$$

Isabelle: `cvm/map/B.relation.B.relation`

7.1.4 Relation for the Kernel

The correctness relation for the abstract kernel component *ak* of a CVM configuration is the most involved one. Since only after linking the abstract kernel with the CVM implementation it can run on the target architecture we relate it to the ISA machine indirectly through a concrete kernel C0 machine c_{C0} . Concrete and abstract kernels are connected by the relation $\text{kernel-rel}(\pi_{\text{AK}}, \text{ak}, c_{\text{C0}})$ which has to hold during kernel executions, or $\text{kernel-rel}_{\text{weak}}(\pi_{\text{AK}}, \text{ak}, c_{\text{C0}})$ which has to hold during user steps. Configurations of the concrete kernel c_{C0} can be mapped to the hardware model by the C0-ISA




Figure 7.2: Relating memories and program rests of abstract and concrete kernels.

simulation relation. Figure 7.2 sketches the idea behind the relation for the kernel. We continue by introducing individual terms constituting both kernel relations.

Definition 7.4 (Relation for the program rest) The coupling relation for program rests of the abstract and concrete kernels is a disjunction of two terms. The first disjunct describes a special case — the abstract kernel invocation — and states that both C0 machines call the main function of the abstract kernel called `dispatcher_kernel()` with exactly the same values of parameters. The second disjunct covers all other cases of the kernel execution. It states that statements of the concrete kernel were subject to renumbering by the linker. Formally:

$$\begin{aligned}
 \text{kernel-rel}_{\text{prog}}(ak, c_{C0}) &\stackrel{\text{def}}{=} \\
 &\exists eca, edata, params, sid : \\
 &\quad ak.\text{prog} = ak_{\text{prog}}(eca, edata) \\
 &\wedge \text{left-stmt}(c_{C0}.\text{prog}) = \\
 &\quad \text{sCall}(\text{cup}, \text{dispatcher_kernel}, params, sid) \\
 &\wedge \text{reval}(\text{link}_{te}(te_{CVM}, ak.te), c_{C0}.\text{mem}, params[0]) = \lfloor \text{nat}(eca) \rfloor \\
 &\wedge \text{reval}(\text{link}_{te}(te_{CVM}, ak.te), c_{C0}.\text{mem}, params[1]) = \lfloor \text{nat}(edata) \rfloor. \\
 &\vee \text{left-stmt}(c_{C0}.\text{prog}) = \text{renum}_{\text{stmt}}^{\text{odd}}(\text{ext-upd}_{\text{stmt}}(ft_{CVM}, ak.\text{prog}))
 \end{aligned}$$

Isabelle: `cvm/cvm_correct/cvm_sim.kernel_relation_prog`

Recall that `left-stmt` yields the left statement of a composition statement. We elaborate why we use this function in the above definition further in this chapter when we describe implementation invariants.

While designing a correctness relation for variables of the abstract and concrete kernels one must keep in mind that there is a number of additional local frames in the

concrete kernel, in our case — one. Moreover, indices of heap variables are shifted by a constant amount of `CVM_HST_LEN`. In order to formalize these facts we introduce the following function.

Definition 7.5 (Conversion for kernel variables) For an abstract kernel g-variable g the function $abs2conc_{gvar}$ creates the corresponding variables of the concrete kernel:

$$abs2conc_{gvar}(g) \stackrel{\text{def}}{=} \begin{cases} gvar_{gm}(vn) & \text{if } g = gvar_{gm}(vn) \\ gvar_{lm}(i + 1, vn) & \text{if } g = gvar_{lm}(i, vn) \\ gvar_{hm}(i + CVM_HST_LEN) & \text{if } g = gvar_{hm}(i) \\ gvar_{arr}(abs2conc_{gvar}(v), n) & \text{if } g = gvar_{arr}(v, n) \\ gvar_{str}(abs2conc_{gvar}(v), sn) & \text{if } g = gvar_{str}(v, sn) \end{cases}.$$

Isabelle: `cvm/cvm_correct/cvm_sim.shift_local_heap_gvar`

As for the memory cell contents of the abstract and concrete kernels, the only place where they could differ is the value of a pointer variable. The reason is that the pointer targets are modeled as g-variables in the C0 small step semantics.

Definition 7.6 (Conversion for kernel memory cells) The function following $abs2conc_{cont}$ transforms a memory cell mc of the abstract kernel to the one of the concrete kernel:

$$abs2conc_{cont}(mc) \stackrel{\text{def}}{=} \begin{cases} ptr(abs2conc_{gvar}(g)) & \text{if } mc = ptr(g) \\ mc & \text{otherwise} \end{cases}.$$

Isabelle: `cvm/cvm_correct/cvm_sim.shift_pointer`

With the help of these two function we are able to introduce the desired relation for kernel variables. Note that there is only one variable which is present in the abstract kernel and has no (even an) equivalent in the concrete kernel: the artificial variable `abs_kernel_res` for the result of abstract kernel computations (cf. Definition 5.2).

Definition 7.7 (Relation for kernel variables) The relation for kernel variables $kernel_rel_{Gvar}$ compares memory configurations of the abstract and concrete kernels. It states that all abstract kernel g-variables except $gvar_{lm}(0, \text{abs_kernel_res})$ and the correspondingly created via $abs2conc_{gvar}$ concrete kernel variables have the same values in case they are initialized:

$$\begin{aligned} kernel_rel_{Gvar}(mem_{abs}, mem_{conc}) &\stackrel{\text{def}}{=} \\ &\forall g \in reachable_g(mem_{abs}) \setminus \{gvar_{lm}(0, \text{abs_kernel_res})\} : \\ &\quad g \in reachable_g(mem_{conc}) \\ &\quad \wedge \quad initialized_g(mem_{conc}, abs2conc_{gvar}(g)) \\ &\quad \quad = initialized_g(mem_{abs}, g) \\ &\quad \wedge \quad initialized_g(mem_{abs}, g) \\ &\quad \quad \longrightarrow \forall i : value_g(mem_{conc}, abs2conc_{gvar}(g))(i) \\ &\quad \quad \quad = abs2conc_{cont}(value_g(mem_{abs}, g)(i)). \end{aligned}$$

Isabelle: `cvm/cvm_correct/cvm_sim.shifted_memory`

It is the case that local stacks of the abstract and concrete kernel have common suffixes and differ only in their first elements. At the bottom of the abstract kernel's local stack we have an artificial memory frame (cf. Definition 5.2) while the first two elements of the concrete kernel are frames for the function `init_()` and the CVM dispatcher. The remaining parts of these stacks coincide. The following definition describes this structure formally.

Definition 7.8 (Relation for kernel local stacks) The relation for kernel local stacks stated below consists of the conjuncts which have the following meaning. First, the stack of the concrete kernel is one element longer than the one of the abstract kernel. The result variable of the abstract kernel's second frame is the artificial variable `abs_kernel_res`. The local symbol table of the first frame contains only this variable. The remaining two conjuncts claim that all other result and local variables coincide in both local stacks. Formally:

$$\begin{aligned}
kernel_rel_{stack}(lm_{abs}, lm_{conc}) &\stackrel{\text{def}}{=} \\
&2 \leq |lm_{abs}| + 1 = |lm_{conc}| \\
\wedge \quad &2 \leq |lm_{abs}| \longrightarrow lm_{abs}[1].res = gvar_{lm}(0, \text{abs_kernel_res}) \\
\wedge \quad &lm_{abs}[0].mfr.st = [(\text{abs_kernel_res}, unsnd_T)] \\
\wedge \quad &\forall i < |lm_{abs}| - 2 : \\
&\quad lm_{conc}[i + 3].res = abs2conc_{gvar}(lm_{abs}[i + 2].res) \\
\wedge \quad &\forall i < |lm_{abs}| - 1 : lm_{abs}[i + 1].mfr.st = lm_{conc}[i + 2].mfr.st.
\end{aligned}$$

Isabelle: `cvm/cvm_correct/cvm_sim.kernel_relation_mem`

The result of an abstract kernel execution is supposed to be the process identifier of the next scheduled process. In the abstract kernel this result is written into the artificial result variable `abs_kernel_res`. In the concrete kernel the same value is written into the variable for current process identifier. The relation below bridges the values of these two variables.

Definition 7.9 (Relation for abstract kernel executions results) The relation for abstract kernel execution results holds if the abstract kernel and the concrete kernel results are equal:

$$\begin{aligned}
kernel_rel_{result}(ak, c_{C0}) &\stackrel{\text{def}}{=} \text{abs_kernel_res} \in ak.mem.lm[0].mfr.init \\
&\wedge \quad value_g(c_{C0}.mem, gvar_{gm}(cup)) = \\
&\quad value_g(ak.mem, gvar_{lm}(0, \text{abs_kernel_res})).
\end{aligned}$$

Isabelle: `cvm/cvm_correct/cvm_sim.kernel_result_relation`

So far, we have defined individual correctness relations for such parts of the abstract and concrete kernels as program rests, variables, local memory stacks, and execution results. In the following we put them together into two predicates. One of them is our correctness notion for the kernel during its runs. The other is the correctness statement of the suspended kernel and is supposed to hold during user executions. Both relations are defined between the monolithic C0 configuration `ak` of the abstract kernel and the C0 configuration `cC0` of the concrete kernel. As an additional parameter the relations take the abstract kernel program π_{AK} .

Definition 7.10 (Kernels relations) The simulation relation between the abstract and concrete kernels during kernel executions states, first of all, that type environments, function tables as well as global symbol tables of the abstract kernel configuration ak coincide with the respective components of the abstract kernel program π_{AK} . Next, the relation defines the heap symbol table of the concrete kernel to be a concatenation of the heap variables hst_{CVM} from the CVM implementation and the heap symbol table of the abstract kernel. Further, the relations for variables, local stacks, and program rest hold. Finally, whenever the abstract kernel finishes its jobs, indicated by an empty statement in the program rest, the relation for the executions results takes place. Formally:

$$\begin{aligned}
kernel-rel(\pi_{AK}, ak, c_{C0}) &\stackrel{\text{def}}{=} ak.te = \pi_{AK}.te \\
&\wedge ak.ft = \pi_{AK}.ft \\
&\wedge gst(ak.mem) = \pi_{AK}.st \\
&\wedge hst(c_{C0}.mem) = hst_{CVM} \circ hst(ak.mem) \\
&\wedge kernel-rel_{Gvar}(ak.mem, c_{C0}.mem) \\
&\wedge kernel-rel_{stack}(ak.mem.lm, c_{C0}.mem.lm) \\
&\wedge kernel-rel_{prog}(ak, c_{C0}) \\
&\wedge is-skip(ak.prog) \longrightarrow kernel-rel_{result}(ak, c_{C0}).
\end{aligned}$$

The stack of local frames and the program rest are not maintained during user executions. Therefore, the simulation relation between the abstract and concrete kernels during user executions lacks three last conjuncts of the relation above:

$$\begin{aligned}
kernel-rel_{weak}(\pi_{AK}, ak, c_{C0}) &\stackrel{\text{def}}{=} ak.te = \pi_{AK}.te \\
&\wedge ak.ft = \pi_{AK}.ft \\
&\wedge gst(ak.mem) = \pi_{AK}.st \\
&\wedge hst(c_{C0}.mem) = hst_{CVM} \circ hst(ak.mem) \\
&\wedge kernel-rel_{Gvar}(ak.mem, c_{C0}.mem).
\end{aligned}$$

Isabelle: `cvm/cvm_correct/cvm_sim.kernel_relation`
`cvm/cvm_correct/cvm_sim.weak_kernel_relation`

7.1.5 Combining Relations for Components

Now we can formally define CVM correctness relations $cvm-sim_{kernel}$ and $cvm-sim_{weak}$ which we have mentioned in the beginning of this section. The relation which has to hold during kernel execution is a conjunction of the relation for the kernel, for user processes, and the equality between the status register value retrieved from the memory of VAMP ISA and the corresponding CVM component:

$$\begin{aligned}
cvm-sim_{kernel}(\pi_{AK}, c_{CVM}, c_{C0}, c_{ISA+DS}) &\stackrel{\text{def}}{=} kernel-rel(c_{CVM}.ak, c_{C0}, \pi_{AK}) \\
&\wedge dev-rel(c_{CVM}, c_{ISA+DS}) \\
&\wedge \mathcal{B}(c_{CVM}.ups, c_{ISA+DS}) \\
&\wedge val_{sr}(c_{ISA+DS}) = c_{CVM}.sr.
\end{aligned}$$

As for the CVM correctness relation which has to hold during user executions, it is the relation above extended with one term. The value of the variable for current process identifier obtained from the memory of the physical combined system is equal to the given value pid :

$$\begin{aligned}
cvm-sim_{\text{weak}}(\pi_{AK}, c_{CVM}, c_{C0}, c_{ISA+DS}, pid) &\stackrel{\text{def}}{=} kernel-rel_{\text{weak}}(c_{CVM}.ak, c_{C0}, \pi_{AK}) \\
&\wedge dev-rel(c_{CVM}, c_{ISA+DS}) \\
&\wedge \mathcal{B}(c_{CVM}.ups, c_{ISA+DS}) \\
&\wedge val_{sr}(c_{ISA+DS}) = c_{CVM}.sr \\
&\wedge val_{cup}(c_{ISA+DS}) = pid.
\end{aligned}$$

7.1.6 Implementation Invariants

It turns out that in order to be able to prove that the previously defined CVM correctness criteria hold throughout CVM executions a number of invariants over the concrete kernel's C0 machines as well as the underlying ISA machine with device has to hold. We call such properties *implementation invariants*. In the following we define them formally.

All implementation invariants are collected in the predicate

$$impl-inv :: \Pi_{C0} \times C_{CVM} \times C_{C0} \times C_{ISA+DS} \mapsto \mathbb{B}$$

which, essentially, speaks about the C0 machine c_{C0} of the concrete kernel and the physical combined system configuration c_{ISA+DS} . Additionally, the predicate takes the abstract kernel program π_{AK} and the CVM state c_{CVM} as arguments. Note that the CVM configuration is passed to the predicate only to distinguish one of the three execution cases: a waiting for an interrupt state, a kernel step, or a user step. Formally, these cases are distinguished in completely the same way as in the definition of the CVM correctness relation $cvm-sim$ which has been introduced in the beginning of this section. Ultimately, the formal definition of implementation invariants is as follows.

$$impl-inv(\pi_{AK}, c_{CVM}, c_{C0}, c_{ISA+DS}) \stackrel{\text{def}}{=} \left\{ \begin{array}{ll} impl-inv_{\text{wait}}(\pi_{AK}, c_{C0}, c_{ISA+DS}.cpu) & \text{if } c_{CVM}.cup = \perp \\ & \wedge is-wait-state(c_{CVM}) \\ impl-inv_{\text{kernel}}(\pi_{AK}, c_{C0}, c_{ISA+DS}.cpu) & \text{if } c_{CVM}.cup = \perp \\ & \wedge \neg is-wait-state(c_{CVM}) \\ impl-inv_{\text{user}}(\pi_{AK}, c_{C0}, c_{ISA+DS}.cpu, pid) & \text{if } c_{CVM}.cup = [pid] \end{array} \right. .$$

We continue with introduction of building blocks constituting definitions of each case.

Page-Fault Handler Invariants

The page-fault handler related code constitutes a significant part of the CVM implementation. It was verified separately using a number of different techniques compared to those used in this thesis, in particular a semantics stack [4, 107]. However, the handler is heavily called from the remaining CVM implementation for treating page-faults and address translation in primitives. Correctness of the page-fault handler is expressed by a number of invariants which hold during its executions and must not be destroyed by the CVM functions. In order to guarantee that we make the page-fault handler invariant a

part of the CVM implementation invariants. For the definitions of the mentioned below predicates the reader should consult the thesis of Starostin [105].

The first of the page-fault handler related invariants is defined between a page-fault handler abstract state $c_{\text{PFH}} :: C_{\text{PFH}}$ and a memory configuration mc of the concrete kernel with respect to the kernel's type environment te . It states that the memory configuration encodes the abstract PFH state, and that the latter is valid. Formally this invariant is defined by the predicate

$$p\text{fh-inv}(c_{\text{PFH}}, te, mc).$$

The next invariant is called the zero filled page condition. Denoted by

$$z\text{fp-cond}(c_{\text{ISA}}),$$

it states that a page filled with zeros resides at the address ZFP in the memory of the ISA machine c_{ISA} .

The page-fault handler was verified in the Hoare logic environment and its correctness results were transferred to the C0 small step semantics level using Verisoft's semantics stack. The stack imposes additional validity criteria for C0 programs, denoted by the predicate

$$\text{hoare-C0-validity}(te, mc).$$

We update our definition of C0 validity by adding this predicate as follows:

$$\begin{aligned} & c_{\text{C0}} \in C0' \sqrt{(te, ft)} \\ \wedge & \quad \text{hoare-C0-validity}(te, c_{\text{C0}}.mem) \\ \longrightarrow & \quad c_{\text{C0}} \in C0'' \sqrt{(te, ft)}. \end{aligned}$$

ISA Invariants

This group of invariants states properties of the target VAMP ISA configuration which has to be respected during CVM runs. The invariants mainly speak about the translated kernel code residing in the ISA memory and about the values of some special registers.

We read a list of n integer values from the memory of a VAMP ISA machine c_{ISA} starting at address a by means of the function

$$\text{get-data}_{\text{ISA}}(c_{\text{ISA}}, a, n) \stackrel{\text{def}}{=} [\text{int}_{\text{vars}}(c_{\text{ISA}}, a), \dots, \text{int}_{\text{vars}}(c_{\text{ISA}}, a + 4 \cdot (n - 1))].$$

We convert an assembly program given by a list of instructions π_{ASM} to a list of integers by means of the function

$$\text{asm}_{\pi}\text{-to-ints}(\pi_{\text{ASM}}) \stackrel{\text{def}}{=} il,$$

such that

$$il[i] = \text{instr-to-int}(\pi_{\text{ASM}}[i]).$$

Definition 7.11 (Concrete kernel code invariant) The following invariant ensure that two facts take place. First, the instruction stored in the ISA memory at address zero must be a jump instruction to the beginning of the kernel code (and the next instruction is `nop`). Note, that the immediate constant of the jump instruction must be 4 bytes less than the relative jump destination address, because the semantics of the

jump instruction adds the constant to the program counter which is greater by 4 than the delayed program counter, i.e., the address of the current instruction. Second, the predicate below ensures that the concrete kernel code translated by the C0 compiler resides in the ISA memory starting from the address `PROGBASE`:

$$\begin{aligned} \text{code-inv}(\pi_{\text{AK}}, c_{\text{ISA}}) &\stackrel{\text{def}}{=} \\ &\quad \text{get-data}_{\text{ISA}}(c_{\text{ISA}}, 0, 2) = \text{asm}_{\pi}\text{-to-ints}([j(\text{PROGBASE} - 4), \text{nop}]) \\ &\quad \wedge \quad \text{get-data}_{\text{ISA}}(c_{\text{ISA}}, \text{PROGBASE}, \text{csize}_{\text{prog}}(\text{te}_{\text{CK}}(\pi_{\text{AK}}), \text{ft}_{\text{CK}}(\pi_{\text{AK}}), \text{gst}_{\text{CK}}(\pi_{\text{AK}}))) \\ &\quad = \text{asm}_{\pi}\text{-to-ints}(\text{code}_{\text{prog}}(\text{te}_{\text{CK}}(\pi_{\text{AK}}), \text{ft}_{\text{CK}}(\pi_{\text{AK}}), \text{gst}_{\text{CK}}(\pi_{\text{AK}}))). \end{aligned}$$

Isabelle: `cvm/config/isa_config.code_invariant.isa`

The next invariant is used to describe the waiting for interrupts case. The case is modeled by an infinite loop consisting of two instructions: `j(-4)` and `nop`.

Definition 7.12 (Program counters invariant for wait case) The predicate below states that the infinite loop program is located in the memory of an ISA configuration c_{ISA} starting from some address ad and that the program counters point inside this program:

$$\begin{aligned} \text{pc-inv}_{\text{wait}}(c_{\text{ISA}}) &\stackrel{\text{def}}{=} \exists ad : \quad \text{get-data}_{\text{ISA}}(c_{\text{ISA}}, ad, 2) = \text{asm}_{\pi}\text{-to-ints}([j(-4), \text{nop}]) \\ &\quad \wedge \quad \langle c_{\text{ISA}}.dpc \rangle = ad \wedge \langle c_{\text{ISA}}.pc \rangle = ad + 4 \\ &\quad \vee \quad \langle c_{\text{ISA}}.dpc \rangle = ad + 4 \wedge \langle c_{\text{ISA}}.pc \rangle = ad. \end{aligned}$$

Isabelle: `cvm/cvm_correct/cvm_sim.pc_invariant.isa`

The last ISA invariant is supposed to hold during user executions.

Definition 7.13 (User execution invariant) The following predicate guarantees that no user process harms the system by one or several of the following facts: (i) rescheduling processes by writing the current process identifier, (ii) masking interrupts by writing the status register, or (iii) changing the *pto* or *ptl* registers. Formally, the predicate below states that the process identifier variable, the status register as well as *pto* and *ptl* registers remain unchanged during user executions:

$$\begin{aligned} \text{user-inv}(c_{\text{ISA}}, pid) &\stackrel{\text{def}}{=} \quad pid = \text{nat}_{\text{vars}}(c_{\text{ISA}}, ad_{\text{cup}}) \\ &\quad \wedge \quad c_{\text{ISA}}.spr(sr) = \text{read-isa}(c_{\text{ISA}}.Mem_{\text{ISA}}, ad_{sr}) \\ &\quad \wedge \quad c_{\text{ISA}}.spr(pto) = \text{read-isa}(c_{\text{ISA}}.Mem_{\text{ISA}}, ad_{PTO_{\text{EF}}}^{pid}) \\ &\quad \wedge \quad c_{\text{ISA}}.spr(ptl) = \text{read-isa}(c_{\text{ISA}}.Mem_{\text{ISA}}, ad_{PTL_{\text{EF}}}^{pid}). \end{aligned}$$

Isabelle: `cvm/additional/isa_defs.user_exec_invariant`

Weak Ministack for the Kernel

User and kernel computations interleave within CVM model executions. The correctness of the kernel expressed by the C0-ISA simulation relation to which we also refer as the ministack relation has to hold after an execution of every statement of the kernel. However, a C0 small-step semantics configuration encoding the kernel and consistent to

the underlying hardware cannot be simply constructed from an ISA machine configuration after a user execution. There are two reasons for that: (i) there is no information about C0 types in the memory model of an ISA machine, and (ii) there is no one-to-one mapping between the heap of an ISA machine and the heap memory frame of a C0 configuration. In order to be able to resume a C0 kernel computation after a user execution users have to respect the constraint that they do not affect kernel code and kernel data, including the mapping between heaps. We call this constraint *weak C0 minystack* and define it formally below.

The parts of a C0 configuration encoding the kernel that is can be preserved unchanged during user computations are the global memory frame and the heap memory frame. As for the local memory and program rest, even if they are not empty before the switch to the user execution, the kernel starts next time with new stack and program rest. We call a C0 configuration in which only these two components are defined and all other left empty a *weak C0 configuration*.

We define the set of *C0 weakly valid* configurations:

$$c_{C0} \in C0_{\text{weak}} \checkmark (te, ft).$$

It differs from the ordinary set of valid C0 programs only in that it lacks all terms concerning local stack and a program rest.

A weak C0 configuration is related to an ISA state by means of the *weak C0 consistency relation*. This relation reuses sub-relations of the normal C0 consistency and a one additional term which we define first.

Definition 7.14 (Kernel heap consistency) The kernel heap consistency relation states that the kernel variable `kheap` stores the first unused address on the heap:

$$consis_{\text{kheap}}(c_{C0}, kheap) \stackrel{\text{def}}{=} kheap = \text{ABASE}_{\text{hm}} + asize_{\text{heap}}(hst(c_{C0}.mem)).$$

Isabelle: `cvm/config/weak.conditions.kheap-consistent`

It might be seen as a part of the register consistency *consis_r*.

Definition 7.15 (Weak C0 consistency) The weak C0 consistency is defined by the predicate

$$consis_{\text{weak}} :: Tenv \times Functable \times C_{C0} \times Alloc \times C_{\text{ASM}} \times \mathbb{N} \mapsto \mathbb{B},$$

which is a conjunction of the (i) code consistency, which guarantees that users do not modify the kernel code, (ii) value and pointer consistency, which guarantees that users do not modify the kernel data, (iii) the allocation consistency and the kernel heap consistency, which defines the mapping between heaps of an ISA machine and C0 configuration. Formally:

$$\begin{aligned} consis_{\text{weak}}(te, ft, c_{C0}, alloc, c_{\text{ASM}}, kheap) &\stackrel{\text{def}}{=} consis_{\text{code}}(te, ft, c_{C0}, c_{\text{ASM}}) \\ &\wedge consis_{\text{v}}(te, ft, c_{C0}, c_{\text{ASM}}) \\ &\wedge consis_{\text{p}}(te, ft, c_{C0}, c_{\text{ASM}}) \\ &\wedge consis_{\text{alloc}}(te, ft, c_{C0}, alloc) \\ &\wedge consis_{\text{kheap}}(c_{C0}, kheap). \end{aligned}$$

Isabelle: `cvm/config/weak.conditions.weak-consistent`

The weak C0-ISA simulation relation, or the weak minystack, is a composition of the weak C0 consistency relation together with the simulation relation between VAMP assembly and ISA.

Definition 7.16 (Weak minystack) The weak minystack predicate has the following signature:

$$C0\text{-}sim\text{-}isa_{\text{weak}} :: Tenv \times Functable \times C_{C0} \times C_{ISA} \mapsto \mathbb{B},$$

and is formally defined as follows:

$$\begin{aligned} C0\text{-}sim\text{-}isa_{\text{weak}}(te, ft, c_{C0}, c_{ISA}) &\stackrel{\text{def}}{=} \exists c_{ASM}, alloc : \\ &\quad asm\checkmark(c_{ASM}) \\ &\quad \wedge \quad consis_{\text{weak}}(te, ft, c_{C0}, alloc, c_{ASM}, \\ &\quad \quad \langle read\text{-}isa(c_{ISA}.Mem_{ISA}, ad_{kheap}) \rangle) \\ &\quad \wedge \quad isa\text{-}sim\text{-}asm(c_{ASM}, c_{ISA}). \end{aligned}$$

Isabelle: `cvm/config/weak_conditions.weak_sim_C0_isa`

Kernel Structure Invariants

It follows from the CVM implementation that at the moment when the concrete kernel calls the dispatcher of the abstract kernel there are some remaining statement in the program rest of the concrete kernel that have to be executed afterwards. These statement constitute the code in the CVM dispatcher located after the call to the abstract kernel dispatcher: a case distinction on the identifier of the next scheduled process and invocation either of `cvm.start()` or `cvm.wait()` depending on the result. Let this part of the code be defined by the constant `disp-end-code`.

Definition 7.17 (Concrete kernel program rest invariant) The concrete kernel program rest invariant states that the program rest is a composition of two parts: the one described by $kernel\text{-}rel_{\text{prog}}$ and the constant `disp-end-code`:

$$\begin{aligned} structure_{\text{prog}}^{\text{ck}}(c_{C0}) &\stackrel{\text{def}}{=} is\text{-}comp(c_{C0}.prog) \\ &\quad \wedge \quad right\text{-}stmt(c_{C0}.prog) = \text{disp-end-code}. \end{aligned}$$

Isabelle: `cvm/cvm_correct/cvm_sim.concr_kernel_prog_structure`

As mentioned before the two topmost local memory frames of the concrete kernel are not present in the local stack of the abstract kernel.

Definition 7.18 (Concrete kernel local stack invariant) The following predicate formally states the presence of the memory frame of the CVM function `init_()` and the CVM dispatcher frame in the memory configuration of the concrete kernel:

$$\begin{aligned} structure_{LM}^{\text{ck}}(c_{C0}) &\stackrel{\text{def}}{=} 2 \leq |c_{C0}.mem.lm| \\ &\quad \wedge \quad 2 < |c_{C0}.mem.lm| \longrightarrow \\ &\quad \quad c_{C0}.mem.lm[2].res = gvar_{\text{gm}}(\text{cup}) \\ &\quad \wedge \quad c_{C0}.mem.lm[0].mfr.st = st_{\text{fun}}(\text{init-proc}) \\ &\quad \wedge \quad c_{C0}.mem.lm[1].mfr.st = st_{\text{fun}}(\text{dispatcher-proc}). \end{aligned}$$

Isabelle: `cvm/cvm_correct/cvm_sim.concr_kernel_lmstack_structure`

Definition 7.19 (Concrete kernel global memory invariant) First, the concrete kernel global memory invariant requires the names of global variables in the concrete kernel to be the same as in the abstract kernel program. Second, global variables of the abstract kernel must be initialized.

$$\begin{aligned} structure_{GM}^{ck}(\pi_{AK}, c_{C0}) &\stackrel{\text{def}}{=} gst(c_{C0}.mem) = gst_{CK}(\pi_{AK}) \\ &\wedge \quad vns(gst_{CK}(\pi_{AK})) \subseteq c_{C0}.mem.gm.init. \end{aligned}$$

Isabelle: `cvm/config/software_conditions.gm.structure`

Definition 7.20 (Concrete kernel heap memory invariant) As for the structure of a concrete kernel's heap, we demand the heap symbol table of the concrete kernel to begin with the heap symbol table hst_{CVM} of the CVM implementation:

$$structure_{HM}^{ck}(c_{C0}) \stackrel{\text{def}}{=} \exists st : hst(c_{C0}.mem) = hst_{CVM} \circ st.$$

Isabelle: `cvm/config/software_conditions.hm.structure`

Putting Implementation Invariants Together

Having individual implementation invariants defined we can use them as building blocks for defining overall implementation invariants which are supposed to hold in each of the three cases: kernel execution, user execution, and waiting for interrupts states.

The implementation invariants $impl-inv_{kernel}(\pi_{AK}, c_{C0}, c_{ISA})$ which hold during kernel executions include (i) the validity of the ISA machine, ISA invariants, and the zero filled page condition, (ii) a requirement to the ISA machine to operate in system mode, (iii) the validity of the concrete kernel C0 configuration, (iv) all previously defined structure invariants of the concrete kernel, (v) the page-fault handler invariants, and (vi) the C0-ISA simulation relation between the concrete kernel C0 state and the ISA machine. Formally:

$$\begin{aligned} impl-inv_{kernel}(\pi_{AK}, c_{C0}, c_{ISA}) &\stackrel{\text{def}}{=} isa\checkmark(c_{ISA}) \\ &\wedge \quad code-inv(\pi_{AK}, c_{ISA}) \\ &\wedge \quad zfp-cond(c_{ISA}) \\ &\wedge \quad is-sys-exec_{ISA}(c_{ISA}) \\ &\wedge \quad c_{C0} \in C0'' \checkmark (te_{CK}(\pi_{AK}), ft_{CK}(\pi_{AK})) \\ &\wedge \quad structure_{GM}^{ck}(\pi_{AK}, c_{C0}) \\ &\wedge \quad structure_{HM}^{ck}(c_{C0}) \\ &\wedge \quad structure_{LM}^{ck}(c_{C0}) \\ &\wedge \quad structure_{prog}^{ck}(c_{C0}) \\ &\wedge \quad \exists c_{PFH} : pfh-inv(c_{PFH}, te_{CK}(\pi_{AK}), c_{C0}.mem) \\ &\wedge \quad C0-sim-isa(te_{CK}(\pi_{AK}), ft_{CK}(\pi_{AK}), c_{C0}, c_{ISA}). \end{aligned}$$

The implementation invariant $impl-inv_{user}(\pi_{AK}, c_{C0}, c_{ISA}, pid)$ which holds during user executions consists of (i) the validity of the ISA machine, ISA invariants, and the zero

filled page condition, (ii) a requirement to the ISA machine to operate in user mode, (iii) the user ISA invariant, (iv) a statement that pid corresponds to some user process, (v) weak validity of the C0 configuration, (vi) the concrete kernel invariants for global and heap memory, (vii) the page-fault handler invariants, (viii) a requirement for the process pid to have some virtual memory, and (ix) the weak C0-ISA simulation relation. Formally:

$$\begin{aligned}
impl\text{-}inv_{\text{user}}(\pi_{\text{AK}}, c_{\text{C0}}, c_{\text{ISA}}, pid) &\stackrel{\text{def}}{=} isa\checkmark(c_{\text{ISA}}) \\
&\wedge code\text{-}inv(\pi_{\text{AK}}, c_{\text{ISA}}) \\
&\wedge zfp\text{-}cond(c_{\text{ISA}}) \\
&\wedge is\text{-}user\text{-}mode_{\text{ISA}}(c_{\text{ISA}}) \\
&\wedge user\text{-}inv(c_{\text{ISA}}, pid) \\
&\wedge 0 < pid \wedge pid < \text{PID_MAX} \\
&\wedge c_{\text{C0}} \in C0_{\text{weak}}\checkmark(te_{\text{CK}}(\pi_{\text{AK}}), ft_{\text{CK}}(\pi_{\text{AK}})) \\
&\wedge structure_{\text{GM}}^{\text{ck}}(\pi_{\text{AK}}, c_{\text{C0}}) \\
&\wedge structure_{\text{HM}}^{\text{ck}}(c_{\text{C0}}) \\
&\wedge \exists c_{\text{PFH}} : \\
&\quad pfh\text{-}inv(c_{\text{PFH}}, te_{\text{CK}}(\pi_{\text{AK}}), c_{\text{C0}}.mem) \\
&\quad \wedge 0 \leq c_{\text{PFH}}.pcb[pid].ptl \\
&\wedge C0\text{-}sim\text{-}isa_{\text{weak}}(te_{\text{CK}}(\pi_{\text{AK}}), ft_{\text{CK}}(\pi_{\text{AK}}), c_{\text{C0}}, c_{\text{ISA}}).
\end{aligned}$$

The implementation invariants $impl\text{-}inv_{\text{wait}}(\pi_{\text{AK}}, c_{\text{C0}}, c_{\text{ISA}})$ which hold during the waiting for interrupts state are (i) the validity of the ISA machine, ISA invariants, and the zero filled page condition, (ii) a requirement to the ISA machine to operate in system mode, (iii) a statement that the kernel variable sr stores the same value which resides in the sr register, (iv) the invariant for program counters, (v) the weak validity of the C0 configuration, (vi) the concrete kernel invariants for global and heap memory, (vii) the page-fault handler invariants, and (viii) the weak C0-ISA simulation relation. Formally:

$$\begin{aligned}
impl\text{-}inv_{\text{wait}}(\pi_{\text{AK}}, c_{\text{C0}}, c_{\text{ISA}}) &\stackrel{\text{def}}{=} isa\checkmark(c_{\text{ISA}}) \\
&\wedge code\text{-}inv(\pi_{\text{AK}}, c_{\text{ISA}}) \\
&\wedge zfp\text{-}cond(c_{\text{ISA}}) \\
&\wedge is\text{-}sys\text{-}mode_{\text{ISA}}(c_{\text{ISA}}) \\
&\wedge c_{\text{ISA}}.spr(sr) = read\text{-}isa(c_{\text{ISA}}.m, ad_{sr}) \\
&\wedge pc\text{-}inv_{\text{wait}}(c_{\text{ISA}}) \\
&\wedge c_{\text{C0}} \in C0_{\text{weak}}\checkmark(te_{\text{CK}}(\pi_{\text{AK}}), ft_{\text{CK}}(\pi_{\text{AK}})) \\
&\wedge structure_{\text{GM}}^{\text{ck}}(\pi_{\text{AK}}, c_{\text{C0}}) \\
&\wedge structure_{\text{HM}}^{\text{ck}}(c_{\text{C0}}) \\
&\wedge \exists c_{\text{PFH}} : pfh\text{-}inv(c_{\text{PFH}}, te_{\text{CK}}(\pi_{\text{AK}}), c_{\text{C0}}.mem) \\
&\wedge C0\text{-}sim\text{-}isa_{\text{weak}}(te_{\text{CK}}(\pi_{\text{AK}}), ft_{\text{CK}}(\pi_{\text{AK}}), c_{\text{C0}}, c_{\text{ISA}}).
\end{aligned}$$

7.2 CVM Correctness Theorem

CVM top-level correctness is stated as a simulation theorem between VAMP ISA with devices and the CVM model. Before we can formulate it we have to discuss a number of assumptions

Initial ISA configuration. We start from the initial ISA configuration which is the first valid configuration after reset. We define this configuration by means of the predicate $is-init-isa(\pi_{AK}, c_{ISA})$. It claims initial values of program counters and special purpose registers. The predicate imposes valid size requirements to the register files and memory. Additionally, it claims through the conjunct $code-inv(\pi_{AK}, c_{ISA})$ that the concrete kernel code is placed in the memory.

$$\begin{aligned} is-init-isa(\pi_{AK}, c_{ISA}) &\stackrel{\text{def}}{=} c_{ISA}.dpc = bin(0) \\ &\wedge c_{ISA}.pc = bin(4) \\ &\wedge c_{ISA}.spr = SPR_{init} \\ &\wedge Regf_{ISA} \checkmark (c_{ISA}.gpr) \\ &\wedge Mem_{ISA} \checkmark (c_{ISA}.m) \\ &\wedge code-inv(\pi_{AK}, c_{ISA}). \end{aligned}$$

Here the initial value of the special purpose register file is defined as follows:

$$\langle SPR_{init}(r) \rangle \stackrel{\text{def}}{=} \begin{cases} 1 & \text{if } r = eca \\ 0 & \text{otherwise} \end{cases}.$$

This formula expresses the fact that all special registers are initialized with zero value except for the register *eca*. The value of the latter means that only the reset exception is raised.

Validity of the swap hard disk. We connect the ISA machine in the initial configuration to a valid hard disk to store swap data on it. We define the predicate $is-HD \checkmark (c_{DS})$ over a devices system which states the following facts: (i) the device in position **SWAP_DID** of the devices system is a hard disk, (ii) this hard disk is in idle state and does not produce a pending interrupt, (iii) the size of the hard disk is sufficient, (iv) the buffer size is fixed, and (v) the buffer pointer is zero:

$$\begin{aligned} is-HD \checkmark (c_{DS}) &\stackrel{\text{def}}{=} \exists c_{HD} : c_{DS}(\mathbf{SWAP_DID}) = dev-hd(c_{HD}) \\ &\wedge c_{HD}.cs = \mathbf{HD_IDLE} \\ &\wedge \neg is-intr-hd(c_{HD}) \\ &\wedge 8 \cdot (150 + 1152 \cdot 2^{10}) \leq c_{HD}.s < 2^{28} \\ &\wedge |c_{HD}.sm| = c_{HD}.s \cdot \mathbf{WORDS_PER_SECTOR} \\ &\wedge |c_{HD}.buf| = \mathbf{WORDS_PER_SECTOR} \\ &\wedge c_{HD}.bp = 0. \end{aligned}$$

Memory map. We introduce values for constants that bound sizes of abstract kernel heap and stack. The heap frame is bounded by the constant

$$\mathbf{HEAP-SIZE}_{AK} \stackrel{\text{def}}{=} 2^{24},$$

while the local stack is bounded by the constant

$$\text{STACK-SIZE}_{\text{AK}} \stackrel{\text{def}}{=} 2^{21}.$$

There is no reasonable way to bound the heap frame statically: we will state such requirement in the inductive step of the theorem directly. As for the local stack, in order to claim that executions of the abstract kernel respect its boundary we define the inductive set SE . It estimates the size of the local stack needed to execute a particular function. First, we define the function

$$\text{fun-names} :: \text{Stmt} \mapsto 2^{\mathbb{S}},$$

which traverses the statement tree and collects all function names which are called from the given statement. This function is defined by induction on the statement's structure. For compositional, conditional and loop statement we go deeper to sub-statements:

$$\begin{aligned} \text{fun-names}(\text{comp}(s_1, s_2)) &= \text{fun-names}(s_1) \cup \text{fun-names}(s_2), \\ \text{fun-names}(\text{ifte}(e, s_1, s_2, \text{sid})) &= \text{fun-names}(s_1) \cup \text{fun-names}(s_2), \\ \text{fun-names}(\text{loop}(e, s, \text{sid})) &= \text{fun-names}(s). \end{aligned}$$

For the function call we extract the function's name:

$$\text{fun-names}(\text{sCall}(vn, fn, \text{params}, \text{sid})) = \{fn\}.$$

For all other statement fun-names returns the empty set. Note that for external calls and extended calls the function also yields an empty set. This respects the C0 small-step semantics: execution of these calls does not create additional frames.

Having this, we can define the desired set.

Definition 7.21 (Local stack boundary) Let ft be a function table, let fn be a function's name, and let sz be a natural number. The set

$$SE :: 2^{\text{FunctionTable} \times \mathbb{S} \times \mathbb{N}}$$

collects all triples which consist of a function table, a function's name and a natural number with the following property. For all elements $(ft, fn, sz) \in SE$ it holds that starting from a call of the function fn the execution with respect to the function table ft consumes not more than sz bytes for the stack. Formally:

$$\begin{aligned} & (fn, \text{proc}) \in \{ft\} \\ \wedge \quad & \forall FN \in \text{fun-names}(\text{proc.body}) : (ft, FN, sz') \in SE \\ \wedge \quad & sz' + \text{asize}_{\text{st}}(\text{st}_{\text{fun}}(\text{proc})) \leq sz \\ \longrightarrow \quad & (ft, fn, sz) \in SE. \end{aligned}$$

Isabelle: `C0compilercodegen/MoreC0compiler.max_stack_size`

This requirement is added to the predicate of the abstract kernel properties:

$$\begin{aligned} \text{abs-kernel-props}(\pi_{\text{AK}}) & \stackrel{\text{def}}{=} \dots \\ \wedge \quad & (\pi_{\text{AK}}.ft, \text{dispatcher_kernel}, \text{STACK-SIZE}_{\text{AK}}) \in SE. \end{aligned}$$




Figure 7.3: CVM simulation theorem.

Devices typing. The last definition we have to introduce before we can actually state the CVM correctness theorem is of technical nature. Since our devices system is modeled as a mapping from device identifiers to generalized device configurations we need to be sure that devices do not change their types. For this purpose we will use the relation $\overset{\text{type}}{\sim}$ which holds only for pairs of devices of the same type:

$$\begin{array}{ccc}
 dev-hd(c_{HD}) & \overset{\text{type}}{\sim} & dev-hd(c'_{HD}) \\
 dev-timer(c_{TIMER}) & \overset{\text{type}}{\sim} & dev-timer(c'_{TIMER}) \\
 \dots & & \dots \\
 idle-dev & \overset{\text{type}}{\sim} & idle-dev.
 \end{array}$$

Finally we have all necessary definitions and can formulate the CVM correctness theorem. In Figure 7.3 we sketch the idea behind the theorem graphically.

Theorem 7.22 (CVM correctness theorem) Assume that (i) the abstract kernel properties hold for π_{AK} , (ii) the processor component $c_{ISA+DS}.cpu$ of ISA with devices is in its initial state, (iii) the swap hard disk properties hold for the devices system $c_{ISA+DS}.devs$, (iv) the ISA execution sequence seq_{ISA} is valid, then there exists a valid CVM execution sequence seq_{CVM} and for any finite number n of kernel steps bounded by some N there exists a number of CVM model steps T_{CVM} , such that by executing this number of steps starting from initial CVM configuration the CVM model transits to a non-error state c'_{CVM} with no heap boundaries violation. Moreover, there exists a number of ISA with devices steps T_{ISA} during which the ISA machine transits to a resulting state c'_{ISA+DS} and a corresponding configuration c'_{C_0} of the concrete kernel, such that (i) the devices typing and the swap hard disk properties hold for the updated devices system, (ii) the implementation invariants hold, and (iii) the CVM simulation

relation holds. Formally:

$$\begin{aligned}
& \text{abs-kernel-props}(\pi_{AK}) \\
\wedge & \text{is-init-isa}(\pi_{AK}, c_{ISA+DS}.cpu) \\
\wedge & \text{is-HD}\sqrt{(c_{ISA+DS}.devs)} \\
\wedge & \text{seq}\sqrt{(seq_{ISA}, c_{ISA+DS}.devs)} \\
\longrightarrow & (\exists seq_{CVM} : \forall n \leq N : \exists T_{CVM} : \\
& \text{proc-steps}(seq_{CVM}, T_{CVM}) = n \\
\wedge & \text{seq}\sqrt{(seq_{CVM}, ds_{init}(c_{ISA+DS}.devs))} \\
\wedge & (\forall c'_{CVM} : \\
& \delta_{CVM}^{T_{CVM}}(cvm_{init}(\pi_{AK}, c_{ISA+DS}.devs), seq_{CVM}) = \lfloor c'_{CVM} \rfloor \\
\wedge & asize_{heap}(hst(c'_{CVM}.ak.mem)) \leq \text{HEAP-SIZE}_{AK} \\
\longrightarrow & (\exists T_{ISA}, c'_{ISA+DS}, c'_{C0} : \\
& \delta_{ISA+DS}^{T_{ISA}}(c_{ISA+DS}, seq_{ISA}) = c'_{ISA+DS} \\
\wedge & \forall did : c'_{ISA+DS}.devs(did) \stackrel{\text{type}}{\sim} c_{ISA+DS}.devs(did) \\
\wedge & \text{is-HD}\sqrt{(c'_{ISA+DS}.devs)} \\
\wedge & \text{impl-inv}(\pi_{AK}, c'_{CVM}, c'_{C0}, c'_{ISA+DS}) \\
\wedge & \text{cvm-sim}(\pi_{AK}, c'_{CVM}, c'_{C0}, c'_{ISA+DS}))) .
\end{aligned}$$

Isabelle: `cvm/cvm_correct/cvm_correct.cvm_correct`

7.3 CVM Correctness Theorem Proof

The proof of the CVM correctness theorem could be split according to various types of steps that can be made in the CVM model. In this Section we present a skeleton of the proof leaving proofs of individual cases to be the topic of further chapters. In the frame of this work we consider the following cases: context switch (Section 9.2), copy primitive (Section 9.3) and user step (Chapter 10).

We prove Theorem 7.22 by induction on N . We start every proof case by finding a right instance seq_{CVM} of a CVM sequence and T_{CVM} of a number of CVM steps. Dealing with this, we use the number of the hardware steps which are needed to complete a particular case. For the induction base we construct a CVM sequence from the ISA sequence, keeping in mind that there is no swap hard disk on the CVM level (the idle device instead), and the kernel does not make any steps. For this construction we use a number of auxiliary functions defined below. Note, that the same function will be used for proofs of individual cases of the induction step.

First of all, we introduce a function which converts ISA sequences to CVM sequences. The desired CVM sequence is obtained by replacing all system hard disk inputs by idle inputs since the hard disk is replaced by the idle device.

Definition 7.23 (Conversion of ISA sequences to CVM sequences) For a sequence seq used on the ISA level, the following function replaces all inputs for the system hard disk by idle inputs making the sequence suitable for usage on the CVM level:

$$seq_{ISA} \rightarrow seq_{CVM}(seq_{ISA}) \stackrel{\text{def}}{=} seq_{CVM},$$

where

$$seq_{CVM}(t) = \begin{cases} Dev(SWAP_DID, idle-eifi) & \text{if } seq_{ISA}(t) = Dev(SWAP_DID, eifi_{HD}) \\ seq_{ISA}(t) & \text{otherwise} \end{cases}.$$

Isabelle: `cvm/cvm.correct/cvm.sequence.isa.seq.2.cvm.seq`

This conversion function guarantees us validity — liveness and well-typedness — of the resulting sequence by construction. We state this property formally in the following lemma.

Lemma 7.24 (Conversion of sequences preserves validity) A CVM sequence constructed from an ISA sequence seq is valid if seq is valid:

$$seq_{\sqrt{}}(seq, devs) \longrightarrow seq_{\sqrt{}}(seq_{ISA} 2 seq_{CVM}(seq), ds_{init}(devs)).$$

Isabelle: `cvm/cvm.correct/cvm.sequence.live.seq.cvm.isa.seq.2.cvm.seq`

We need an operation that filters out all processor and system hard disk steps from a sequence. We define such an operation by means of three functions: the first converts a sequence into a list, the second performs the filtering, and the third converts the filtered list back to a sequence. Our motivation to this approach is that it is easier to filter a list instead of a function.

We start with a function which takes elements which are used for computations on the ISA level and packs them in a list.

Definition 7.25 (Conversion of a sequence to list) For a sequence seq , an initial step number T , and a number of steps N the function

$$seq2list :: Seq \times \mathbb{N} \times \mathbb{N} \mapsto SeqEl^*$$

constructs the list of N sequence elements starting from initial step T :

$$seq2list(seq, T, N) \stackrel{\text{def}}{=} [seq(T), seq(T+1), \dots, seq(T+N-1)].$$

Isabelle: `cvm/cvm.correct/cvm.sequence.seq.cut.list`

Further, we remove all elements which correspond to the swap hard disk. Surely, they are out of our interest, since on the CVM level the swap hard disk is replaced by the idle device. Steps of the idle device do not influence the whole computation. The function defined below also removes processor steps from the sequence because such ISA computation corresponds at most to the one kernel step on the CVM level.

Definition 7.26 (Remove processor and system hard disk steps) For a list of sequence elements seq_{list} the function

$$dev-wo-hd :: SeqEl^* \mapsto SeqEl^*$$

removes all elements corresponding to the processor or the system hard disk:

$$dev-wo-hd(seq_{list}) \stackrel{\text{def}}{=} [x_{seq_{list}} : x \neq Proc \wedge x \neq Dev(SWAP_DID, idle-eifi)].$$

Isabelle: `cvm/cvm.correct/cvm.sequence.dev.list.wo.hd`




Figure 7.4: Creating the CVM sequence from ISA sequence. Initial case.

Finally, we define a function which converts a list of elements to a sequence by updating a prefix of a sequence with a given list of elements.

Definition 7.27 (Sequence prefix update) For a sequence seq and a list of sequence elements seq_{list} the function

$$list2seq :: Seq \times \mathbb{N} \times SeqEl^* \mapsto Seq$$

updates the first $|seq_{list}|$ elements of the sequence by elements from the list starting from the position T :

$$list2seq(seq, T, seq_{list}) \stackrel{\text{def}}{=} seq',$$

where

$$seq'(t) = \begin{cases} seq_{list}[t - T] & \text{if } T \leq t < T + |seq_{list}| \\ seq(t) & \text{otherwise} \end{cases}.$$

Isabelle: `cvm/cvm_correct/cvm_sequence.live_cvm_seq`

The following lemma justifies validity preservation under the three functions defined above.

Lemma 7.28 (Filtering preserves validity) The validity of the sequence updated by the list with removed processor and hard disk elements follows from the validity of the initial sequence:

$$seq\sqrt{}/(seq, devs) \longrightarrow seq\sqrt{}/(list2seq(seq, T, dev\text{-}wo\text{-}hd(seq2list(seq, T, N))), devs).$$

Isabelle: `cvm/cvm_correct/cvm_sequence.live_seq_cvm_live_cvm_seq`

Figure 7.4 reflects the construction process for the initial case. For the induction base we instantiate the CVM sequence as follows:

$$seq_{CVM} = list2seq(seq_{ISA} 2 seq_{CVM}(seq_{ISA}), 0, dev\text{-}wo\text{-}hd(seq2list(seq_{ISA}, 0, T_{ISA}))).$$

The CVM steps T_{CVM} are equal to the length of the created list:

$$T_{\text{CVM}} = |\text{dev-wo-hd}(\text{seq2list}(\text{seq}_{\text{ISA}}, 0, T_{\text{ISA}}))|.$$

It is not difficult to show that the number of processor steps equals to zero since we have removed all such elements. Note that construction of the CVM sequence depends on the number of ISA steps which we get for every case from the low level correctness proof.

While dealing with the induction step, we already have a CVM sequence seq_{CVM} from the induction hypothesis. Moreover, this sequence is live and well-typed. The sequence satisfies necessary criteria up to the N -th kernel step. For the $(N + 1)$ -th step we, though, need to update a corresponding part of the sequence. We also have a number T_{CVM} of CVM steps which contains N kernel steps, and a number T_{ISA} of corresponding hardware steps. For the current, $(N + 1)$ -th, step let there be additional T'_{ISA} steps of the underlying ISA with devices. Our goal is to consider the last part of the hardware sequence which corresponds to T'_{ISA} steps and to construct the necessary part seq'_{CVM} of the CVM sequence out of it. The devices steps in the hardware sequence are projected to the CVM sequence by filtering out steps of the system hard disk. As for the processor steps, two cases are possible.

For all other but user step cases, e.g., non-device primitive execution, or switch between the kernel and some process all processor steps correspond to a single kernel step. It does not matter at which point we insert this processor step in the obtained sequence of devices step. Our choice is to add the processor step at the end of the list:

$$\text{seq}'_{\text{CVM}} = \text{list2seq}(\text{seq}_{\text{CVM}}, T_{\text{CVM}}, \text{dev-wo-hd}(\text{seq2list}(\text{seq}_{\text{ISA}}, T_{\text{ISA}}, T'_{\text{ISA}})) \circ [\text{Proc}]).$$

The situation is different for the user steps. We cannot arbitrarily reorder the devices since their states might influence user executions: interrupts from devices must be considered at the point when a user process makes a step. Because of that we have divided the proof of the user step into two lemmas: (i) handling of page faults that might occur during the user run and execution of devices such that the next step will be done by the user, and (ii) the possible kernel execution together with devices in case of interrupts. So, we have two numbers of hardware steps corresponding to these cases: T_{ISA}^1 and T_{ISA}^2 . Note, that T_{ISA}^1 could, possibly, be zero, and T_{ISA}^2 starts from a processor step. Then the sequence is updated as follows:

$$\begin{aligned} \text{seq}'_{\text{CVM}} = & \text{list2seq}(\text{seq}_{\text{CVM}}, T_{\text{CVM}}, \\ & \text{dev-wo-hd}(\text{seq2list}(\text{seq}_{\text{ISA}}, T_{\text{ISA}}, T_{\text{ISA}}^1)) \\ & \circ [\text{Proc}] \\ & \circ \text{dev-wo-hd}(\text{seq2list}(\text{seq}_{\text{ISA}}, T_{\text{ISA}} + T_{\text{ISA}}^1, T_{\text{ISA}}^2))). \end{aligned}$$

In both cases we can easily show that the number of the kernel steps is equal to one. So if we have some previous CVM computation

$$\delta_{\text{CVM}}^{T_{\text{CVM}}}(\text{cvm}_{\text{init}}(\pi_{\text{AK}}, \text{devs}), \text{seq}_{\text{CVM}}) = \lfloor c_{\text{CVM}} \rfloor,$$

then the computation in the induction step

$$\delta_{\text{CVM}}^{T_{\text{CVM}} + T'_{\text{CVM}}}(\text{cvm}_{\text{init}}(\pi_{\text{AK}}, \text{devs}), \text{seq}'_{\text{CVM}}) = \lfloor c'_{\text{CVM}} \rfloor$$

differs in all elements except for the devices only in one kernel step, as

$$\delta_{\text{CVM}}^1(c_{\text{CVM}}, \text{seq}) = \lfloor c'_{\text{CVM}} \rfloor$$

with $seq(0) = Proc$.

Most of the theorem's conclusions follow directly from assumptions by simple rewriting. The kernel relation $kernel-rel(c'_{CVM}.ak, c'_{C0}, \pi_{AK})$ which is a part of CVM simulation relation $cvm-sim(\pi_{AK}, c'_{CVM}, c'_{C0}, c'_{ISA+DS})$ is proven basically from two facts. First, in all cases except the abstract kernel step, the global and the heap memory might be changed only in the part which belongs to the CVM program. Hence, the value of the global and heap variables stay the same. Second, even the execution of the primitives do not destroy the local stack, and the set of initialized variables as well as the heap table could only grow. We proceed with formal definitions of these properties. First, we introduce a predicate that compares two C0 memory configurations and asserts that they differ only at given global and heap variable names (locations).

Definition 7.29 (Unchanged global and heap memories) Let mc and mc' be C0 memory configurations, let $vars_{gm}$ be a set of names of global variables that might be changed during a transition from mc to mc' , and let $ind-set_{heap}$ be a set of indices of heap variables that might be changed. The following predicate claims that evaluation of all variables except for those that are in the sets $vars_{gm}$ and $ind-set_{heap}$ has equal results in memory configurations mc and mc' :

$$\begin{aligned} unchanged_{GM,HM}(te, mc, mc', vars_{gm}, ind-set_{heap}) &\stackrel{\text{def}}{=} \\ &\forall vn \in (vns(gst(mc)) \cap mc.gm.init) \setminus vars_{gm} : \\ &\quad reval(te, mc', gvar_{gm}(vn)) = reval(te, mc, gvar_{gm}(vn)) \\ \wedge \quad &\forall i \in \{j : j < |hst(mc)| \wedge j \notin ind-set_{heap}\} : \\ &\quad reval(te, mc', gvar_{hm}(i)) = reval(te, mc, gvar_{hm}(i)). \end{aligned}$$

Isabelle: COSS/MoreC0.gm_hm_unchanged

With the help of the above predicate we can state that the concrete kernel changes only global and heap variables from the CVM implementation part and does not touch the abstract kernel variables.

Definition 7.30 (Unchanged abstract global and heap variables) Let c_{C0} and c'_{C0} be two C0 configurations. The predicate $abs-kern-unch_{GM,HM}$ holds if only the CVM global variables obtained as $vns(gst_{CVM})$ and the heap variables occupied by heap indices up to CVM_HST_LEN are changed. Formally, the predicate is as follows:

$$\begin{aligned} abs-kern-unch_{GM,HM}(\pi_{AK}, c_{C0}, c'_{C0}) &\stackrel{\text{def}}{=} \\ &unchanged_{GM,HM}(te_{CK}(\pi_{AK}), c_{C0}.mem, c'_{C0}.mem, \\ &\quad vns(gst_{CVM}), \{i : i < CVM_HST_LEN\}). \end{aligned}$$

Isabelle: cvm/config/kernel_separate.abstract_gm_hm_unchanged

Next, we define a predicate which is intended to specify C0 memory configurations after execution of a call statement.

Definition 7.31 (C0 memory invariant) Let mc and mc' be memory configurations before and after execution of some call statement, let st_{heap} be an additional part of the heap symbol table which has been allocated during this call, and let $ret-var$ and $ret-val$ be a name and a value of the return variable of the call, respectively. The predicate below

which we call a *C0 memory invariant* is a conjunction of the following facts: (i) global symbol tables of both memory configurations are equal while the set of initialized global variables of mc is included in that of mc' , (ii) the lengths of local memory stacks are equal and these stack differ only at the topmost element, (iii) top return destinations and top local symbol tables of memory configurations mc and mc' are equal while the set of initialized top local variables of mc is a part of same kind of set of mc' , (iv) all initialized top local variables have the same values in both memory configurations except the return variable, (v) the value of the return variable $ret-var$ is $ret-val$, and (vi) heap symbol table of mc' is combined out of the heap symbol table of mc and st_{heap} . Formally:

$$\begin{aligned}
is-C0mem-inv(te, mc, mc', st_{heap}, ret-var, ret-val) &\stackrel{\text{def}}{=} \\
&gst(mc') = gst(mc) \\
&\wedge \quad mc.gm.init \subseteq mc'.gm.init \\
&\wedge \quad |mc'.lm| = |mc.lm| \\
&\wedge \quad \forall i < |mc.lm| - 1 : mc'.lm[i] = mc.lm[i] \\
&\wedge \quad res_{top}(mc') = res_{top}(mc) \\
&\wedge \quad lst_{top}(mc') = lst_{top}(mc) \\
&\wedge \quad lm_{top}(mc).init \cup \{ret-var\} \subseteq lm_{top}(mc').init \\
&\wedge \quad \forall vn \in (vns(lst_{top}(mc)) \cap lm_{top}(mc).init) \setminus \{ret-var\} : \\
&\quad \quad reval(te, mc', gvar_{lm}(|mc.lm| - 1, vn)) = \\
&\quad \quad reval(te, mc, gvar_{lm}(|mc.lm| - 1, vn)) \\
&\wedge \quad reval(te, mc', gvar_{lm}(|mc.lm| - 1, ret-var)) = ret-val \\
&\wedge \quad hst(mc') = hst(mc) \circ st_{heap}.
\end{aligned}$$

Isabelle: COSS/MoreC0.structure_preserved

There is one more definition which we will use during the verification of function call statements. After an execution of a call statement the program rest is changed in a way that the call statement is replaced by the empty statement. For this operation we introduce the following function.

Definition 7.32 (C0 program rest invariant) The function

$$rem-1st-stmt :: Stmt \mapsto Stmt$$

is defined inductively over the statements and modifies them in the following way. For the call statement it returns *skip*:

$$rem-1st-stmt(sCall(vn, fn, param, sid)) = skip.$$

For the compositional statement it goes deeper through the statement tree:

$$rem-1st-stmt(comp(s_1, s_2)) = comp(rem-1st-stmt(s_1), s_2).$$

The function has no effect on all remaining statements.

Isabelle: COSS/MoreC0.remove_first_non_Skip

Formal Inline-Assembly Semantics

Contents

8.1	Overview	163
8.2	Preconditions	164
8.3	Updating C0 Configurations	165
8.4	Range Analysis for Elementary Variables	167
8.5	Correctness	170

In this chapter we introduce an approach to formal reasoning about inline-assembly portions in C0 programs. There are several possibilities to argue about correctness of programs with parts written in assembly. One might have an idea to compile such programs and formulate correctness theorems about their object code in the machine-language semantics. As long as such theorems are proven interactively the approach falls short when dealing with non trivial programs, like our kernel, with the object code of some thousands lines. Another possibility, actually chosen by a number of OS verification projects [113, 46, 36, 56], is to rely on unsafe portions of assembly code. This badly contradicts the principles of pervasive verification. In contrast, our approach provides effective means to reason about C0 programs with inline-assembly parts not at the cost of pervasiveness.

The chapter starts in Section 8.1 with an overview of our approach to verification of inline-assembly statements. In Section 8.2 we list the necessary restrictions over inline-assembly portions that make their formal verification possible in our context. Section 8.3 introduces a function which projects the effects of assembly portions to the C0 level and updates respective C0 variables. Further, in Section 8.4 we analyze the ranges occupied in C0 and assembly memory by the variables updated during executions of inline assembly parts. In Section 8.5 we prove correctness of our approach.

8.1 Overview

Section 4.2 introduces $\text{consis}(te, ft, c_{C0}, alloc, c_{ASM})$, a C0 compiler simulation relation towards VAMP assembly. The C0 compiler correctness theorem (Theorem 4.10) proves

Table 8.1: Test predicates for g-variables.

g	$is-gm-gvar(g)$	$is-lm-gvar_{top}(mc, g)$	$is-hm-gvar(g)$
$gvar_{gm}(vn)$	T	F	F
$gvar_{lm}(i, vn)$	F	$i + 1 = mc.lm $	F
$gvar_{hm}(i)$	F	F	T
$gvar_{arr}(g', i)$	$is-gm-gvar(g')$	$is-lm-gvar_{top}(mc, g')$	$is-hm-gvar(g')$
$gvar_{str}(g', cn)$	$is-gm-gvar(g')$	$is-lm-gvar_{top}(mc, g')$	$is-hm-gvar(g')$

this relation for all but inline-assembly statements. When verifying a $C0_A$ program as long as no assembly statement $asm(il)$ occurs the C0 semantics is applied. The original approach to deal with verification of an assembly statement was to maintain the compiler consistency relation with execution of every single instruction from il [41]. This method turned out to be inconvenient due to excessive complexity of formal proofs, therefore a new one was developed and used [106].

Briefly, our approach to deal with inline-assembly statements is as follows. On an assembly statement the execution is switched to the consistent assembly configuration and continues directly there. When the assembly instructions have been executed we switch back to the C0 level. For this we have to update the C0 configuration possibly affected by the assembly instructions. An allocation function $alloc$ makes it possible to determine which variables of the C0 configuration have changed. We retrieve their values from the assembly and write back to the C0 memory configuration.

8.2 Preconditions

A number of restrictions are imposed on the inline-assembly computation, which guarantees that the C0 configuration is not destroyed by the assembly portion.

Before we list these restrictions let us recall several definitions from the C0 small-step semantics. The code of the program specified by a type environment te , function table ft , and global-symbol table gst is generated by means of the function $code_{prog}(te, ft, gst)$ [66, Definition 7.36]. We denote that a g-variable g of a memory configuration mc is reachable by $g \in reachable_g(mc)$ [66, Definition 8.3]. That g is a root g-variable is denoted by $root_g(g)$ [66, Definition 4.11]. A g-variable g is called initialized, denoted by $initialized_g(mc, g)$, if its root g-variable is in the set of initialized variables of the corresponding memory frame mc [66, Definition 4.20]. The base address of the global memory is computed by the function $abase_{gm}(te, ft, gst)$ [66, Definition 7.15]. The allocated size of the heap for a symbol table st is computed by the function $asize_{heap}(st)$ [66, Definition 7.12]. Three test predicates defined in Table 8.1 — $is-gm-gvar(g)$, $is-lm-gvar_{top}(mc, g)$, and $is-hm-gvar(g)$ — are used to check whether g is a global, top local, or heap g-variable.

Definition 8.1 (Preconditions to inline-assembly statement) Let te be a type environment, let ft be a function table, let c_{C0} be a C0 configuration with assembly statement to be executed next $stmt(c_{C0}) = asm(il, sid)$. Let c_{ASM} and c'_{ASM} be assembly configurations before and after the execution of the instructions il , let $alloc$ be a C0 allocation function. Let gl be a list of g-variables to be updated during the execution of il . The predicate $precond-C0-asm-upd(te, ft, c_{C0}, c_{ASM}, c'_{ASM}, alloc, gl)$ collects necessary preconditions for the construction of an updated C0 configuration after an execution of

the inline-assembly code il :

- general-purpose registers used by the C0 compiler, namely the stack pointer r_{sbase} , heap pointer r_{htop} , and top-local pointer r_{lframe} , stay unchanged:

$$\forall r \in \{r_{\text{sbase}}, r_{\text{htop}}, r_{\text{lframe}}\} : c'_{\text{ASM}}.\text{gpr}[r] = c_{\text{ASM}}.\text{gpr}[r],$$

- program counters point to the end of the assembly portion il :

$$c'_{\text{ASM}}.\text{dpc} = c_{\text{ASM}}.\text{dpc} + 4 \cdot |il| \wedge c'_{\text{ASM}}.\text{pc} = c'_{\text{ASM}}.\text{dpc} + 4,$$

- the memory region where the code lies stay unchanged, i.e., we forbid self-modifying code — let us abbreviate the code length as $\text{len} = \text{csize}_{\text{prog}}(te, \text{gst}(c_{\text{C0}}.\text{mem}), ft)$:

$$\text{get-data}(c_{\text{ASM}}.m', \text{PROGBASE}, \text{len}) = \text{get-data}(c_{\text{ASM}}.m, \text{PROGBASE}, \text{len}),$$

- all variable of gl are reachable in the memory configuration $c_{\text{C0}}.\text{mem}$:

$$\forall g \in gl : g \in \text{reachable}_g(c_{\text{C0}}.\text{mem}),$$

- all variable of gl are of some elementary type — complex variables could be updated through their elementary components:

$$\forall g \in gl : \text{is-elem}_t(\text{ty}_g(te, \text{sc}(c_{\text{C0}}.\text{mem}), g)),$$

- only global, top local, and heap variables are allowed to be updated:

$$\forall g \in gl : \text{is-gm-gvar}(g) \vee \text{is-lm-gvar}_{\text{top}}(c_{\text{C0}}.\text{mem}, g) \vee \text{is-hm-gvar}(g),$$

- all variables of gl are either root or initialized g-variables — C0 semantics does not allow to initialize subvariables of a not initialized variable

$$\forall g \in gl : \text{initialized}_g(c_{\text{C0}}.\text{mem}, g) \vee \text{root}_g(g),$$

- only those variables that are given by the list gl are changed:

$$\begin{aligned} \forall a : & \quad \text{abase}_{\text{gm}}(te, ft, \text{gst}(c_{\text{C0}}.\text{mem})) < a \\ & \wedge \quad a < \text{ABASE}_{\text{hm}} + \text{asize}_{\text{heap}}(\text{hst}(c_{\text{C0}}.\text{mem})) \\ & \wedge \quad \forall g \in gl : a/4 \neq \text{alloc}(g).b/4 \\ \longrightarrow & \quad c'_{\text{ASM}}.m_{\text{word}}(a) = c_{\text{ASM}}.m_{\text{word}}(a). \end{aligned}$$

Isabelle: COASS/asm_stmt_step

8.3 Updating C0 Configurations

Definition 8.2 (Memory cell construction) For a given integer number z and a type ty the function $\text{mcell-cons}(ty, z)$ constructs a C0 memory cell of type ty . It yields some memory cell $[mcell]$ only if ty is an elementary type, i.e., $ty \in \{\text{bool}_T, \text{char}_T, \text{unsngnd}_T,$

$ptr_T(pn)\}$, and the value $\perp$, otherwise. The memory cell $mcell$ is obtained by type casting z to the corresponding value of the type ty .

$$mcell-cons(ty, z) \stackrel{\text{def}}{=} \begin{cases} \lfloor bool(F) \rfloor & \text{if } ty = bool_T \wedge z = 0 \\ \lfloor bool(T) \rfloor & \text{if } ty = bool_T \wedge z = 1 \\ \lfloor int(z) \rfloor & \text{if } ty = int_T \\ \lfloor nat(i2n(z)) \rfloor & \text{if } ty = unsnd_T \\ \lfloor char(z) \rfloor & \text{if } ty = char_T \wedge -2^7 \leq z < 2^7 \\ \lfloor ptr(\perp) \rfloor & \text{if } ty = ptr_T(tn) \wedge z = 0 \\ \perp & \text{otherwise} \end{cases}$$

Isabelle: COASS/asm_stmt_step.elem_memcell.construction

Recall, that the type of a g-variable g with respect to a symbol configuration sc is computed by means of the function $ty_g(sc, g)$ [66, Definition 4.15]. A memory configuration mc is updated at a g-variable g with a value v by means of the function $memupd(mc, g, v)$ [66, Section 4.4.2].

Definition 8.3 (G-variable update) Let te be a type environment, let mc be a C0 memory configuration, let c'_{ASM} be an assembly configuration, let $alloc$ be an allocation function, and let g be a g-variable. The function $C0-asm-upd_{gvar}(te, mc, c'_{ASM}, alloc, g)$ updates the memory configuration mc at the variable g as follows. Let $z = c'_{ASM}.m_{word}(alloc(g).b)$ be an integer value retrieved from the memory of the assembly configuration c'_{ASM} at the allocated address of g . We construct a memory cell of the type of g storing the value z by $mcell-cons(ty_g(mc, g), z)$. If the construction ends up in an error state $\perp$, so the g-variable update function does. Otherwise the result of the construction is some memory cell $\lfloor mcell \rfloor$. Then g-variable update function is defined as:

$$C0-asm-upd_{gvar}(te, mc, c'_{ASM}, alloc, g) \stackrel{\text{def}}{=} \lfloor memupd(mc, g, mcell) \rfloor.$$

Isabelle: COASS/asm_stmt_step.C0_mem_asm_update_gvar

The C0-memory update function $C0-asm-upd_{mem}(te, mc, c'_{ASM}, alloc, gl)$ is defined by induction over the list g-variables gl . For the base case $gl = []$ the function returns $\lfloor mc \rfloor$. In the induction step $gl = g \circ gl'$ the variable g is updated by means $C0-asm-upd_{gvar}(te, mc, c'_{ASM}, alloc, g)$. If this update results in an error $\perp$, so the induction step does. Otherwise, the g-variable update yields some new C0 memory configuration mc' and we define the induction step as $C0-asm-upd_{mem}(te, mc', c'_{ASM}, alloc, gl')$.

Definition 8.4 (C0-configuration update) Let te be a type environment, let ft be a function table, let c_{C0} be a C0 small-step semantics configuration, let c_{ASM} and c'_{ASM} be assembly configurations, let $alloc$ be an allocation function, and let gl be a list of g-variables. In case the preconditions to inline assembly statement $precond-C0-asm-upd(te, ft, c_{C0}, c_{ASM}, c'_{ASM}, alloc, gl)$ are not satisfied or C0-memory update function $C0-asm-upd_{mem}(te, c_{C0}.mem, c'_{ASM}, alloc, gl)$ ends up in an error state $\perp$, so the C0-configuration update function does. Otherwise the result of the memory update yields some new memory configuration $\lfloor mc \rfloor$ which is used to update the given c0 configuration:

$$C0-asm-upd(te, ft, c_{C0}, c_{ASM}, c'_{ASM}, alloc, gl) \stackrel{\text{def}}{=} \lfloor c'_{C0} \rfloor,$$

Table 8.2: Base address of a g-variable g and size of its type ty .

	base address	size of type	definitions in [66]
in C0	$ba_g(sc, g)$	$size_t(ty)$	Definitions 4.18, 4.1
allocated in assembly	$abase_g(te, ft, sc, g)$	$asize_t(ty)$	Definitions 7.17, 7.10

where the memory component of the updated configuration c'_{C0} is defined as $c'_{C0}.mem = mc$ and the first statement of the program rest $c'_{C0}.prog$ is replaced with *skip*.

Isabelle: `C0ASS/asm.stmt_step.C0.conf_asm.update`

8.4 Range Analysis for Elementary Variables

Having a function that projects effects of assembly portions to the C0 level we aim at proving its correctness. The correctness notion is given by the simulation relation $consis(te, ft, c_{C0}, alloc, c_{ASM})$ between C0 and assembly. The data-consistency term of this relation requires, among others, that all elementary variables (i.e., variables of elementary types) occupy different C0 memory cells and different assembly memory cells. In order to prove this we investigate the ranges that elementary variables occupy in memories of C0 and assembly configurations.

Let g be a g-variable of type $ty = ty_g(sc, g)$. Table 8.2 collects functions which are used to obtain the base addresses of g and sizes of type ty . There are two versions of each definition: the first computes these notions in the C0 memory configuration while the second computes their versions allocated in the assembly memory. The former is measured in cells, the latter in bytes. Using these definitions we introduce the notion of a variable range, a space which a g-variable occupies in memory. Formally, a variable range is a pair constituting the variable's base address and the size of its type. The functions $range_g^{ASM}$ and $range_g^{C0}$ define a variable range in the C0 and assembly memory respectively:

$$\begin{aligned} range_g^{ASM}(te, ft, sc, g) &\stackrel{\text{def}}{=} (ba_g(sc, g), size_t(ty_g(sc, g))), \\ range_g^{C0}(te, ft, sc, g) &\stackrel{\text{def}}{=} (abase_g(te, ft, sc, g), asize_t(ty_g(sc, g))). \end{aligned}$$

However, the analysis presented in this section is common to both C0 and assembly variable ranges. Therefore, we will simply use the notation $range_g(te, ft, sc, g)$ — the reader can substitute the appropriate definition for C0 or assembly instead.

For a g-variable g let $level(g)$ be its level, a natural number measuring the recursion depth of its constructors. The set of a g-variable's sub variables is defined as $sub_g(g)$ [66, Definition 4.12].

Lemma 8.5 (Parent exists) Let a be a g-variable, let i and n be natural numbers. If n is the level of a and i is less than n , then there exists a variable b with the level i such that a is a sub-variables of b :

$$level(a) = n \wedge i < n \longrightarrow \exists b : level(b) = i \wedge a \in sub_g(b).$$

Isabelle: `C0Acompilersimulation/abase_lemmata.parent.exists`

Proof. By induction on n .

Base: $n = 0$. The assumptions are falsified due to $i < 0$.

Step: $n \rightarrow n + 1$. We have to prove: $level(a) = n + 1 \wedge i < n + 1 \longrightarrow \exists b : level(b) = i \wedge a \in sub_g(b)$. Since $level(a) > 0$ variable a could only be an array element $a = gvar_{arr}(g, j)$ or a structure component $a = gvar_{str}(g, cn)$. Obviously, $level(g) = n$ and $a \in sub_g(g)$.

Case $i = n$. Instantiating the existentially quantified b with g we conclude $level(g) = n = i$ and $a \in sub_g(g)$.

Case $i \neq n$. We use the induction hypothesis for g . The assumptions of the hypothesis hold, the existential quantifier is eliminated by introducing a new free variable b' , hence we have $level(b') = i \wedge g \in sub_g(b')$. We instantiate $\exists$ in the conclusion with b' . From $a \in sub_g(g)$ and $g \in sub_g(b')$ we conclude $a \in sub_g(b')$. □

For pairs of natural numbers a and b representing ranges we denote by $b \subseteq a$ that b is completely contained in a , by $a \asymp b$ that a and b are disjoint, and by $a \not\asymp b$ that a and b overlap.

Lemma 8.6 (Transitivity of $\subseteq$) For ranges p , q and r the transitivity property holds:

$$p \subseteq q \wedge q \subseteq r \longrightarrow p \subseteq r.$$

Isabelle: COAcompilersimulation/abase.lemmata.range.contains.trans

In the remainder of this section we will show properties of pairs of global variables.

For the following lemmas (Lemma 8.7–8.10) let te be a type environment, let ft be a function table, let mc be a C0 memory configuration, and let a and b be g-variables. All mentioned lemmas use the set of common assumptions which we present only once below and do not write in the statements of lemmas explicitly. Without loss of generality let us assume that both g-variables are global:

$$is-gm-gvar(a) \wedge is-gm-gvar(b).$$

Further, let their validity hold:

$$a \in gvars_{\sqrt{}}(sc(mc)) \wedge b \in gvars_{\sqrt{}}(sc(mc))$$

as well as the validity of the global-symbol table of mc :

$$gst(mc) \in valid_{st}(te).$$

Lemma 8.7 (Range contains ranges of sub variables) Assume that a is a sub variable of b , then the range of a is contained inside the range of b :

$$a \in sub_g(b) \longrightarrow range_g(te, ft, mc, a) \subseteq range_g(te, ft, mc, b).$$

Isabelle: COAcompilersimulation/abase.lemmata.sub.gvars.impl.range.contains.abase_gl (asm)
COAcompilersimulation/abase.lemmata.sub.gvars.impl.range.contains (C0)

Proof. By induction on definition of $sub_g(b)$.

Base: $a = b$. By the identity property of $\subseteq$.

Step: $h \in sub_g(b) \wedge (a = gvar_{arr}(h, i) \vee a = gvar_{str}(h, cn))$. From the induction hypothesis we have $range_g(te, ft, mc, h) \subseteq range_g(te, ft, mc, b)$. Since all components of a complex variable have their range inside the range of this variable we have $range_g(te, ft, mc, a) \subseteq range_g(te, ft, mc, h)$. We conclude the goal by transitivity (Lemma 8.6).

□

Lemma 8.8 (Variables at the same level have disjoint ranges) Assume that a and b are different g-variable with the same level, then their ranges are disjoint:

$$a \neq b \wedge level(a) = level(b) \longrightarrow range_g(te, ft, mc, a) \asymp range_g(te, ft, mc, b).$$

Isabelle: C0Acompilersimulation/abase_lemmata.same_level_impl_not_range_overlap_abase.gl (asm)
C0Acompilersimulation/abase_lemmata.same_level_impl_not_range_overlap (C0)

Proof. By induction on $n = level(a) = level(b)$.

Base: $n = 0$. Both a and b are root g-variables and defined in the global-symbol table. It is easy to show by induction on the symbol table that address of the next variable is greater than address of the previous one plus the size of its type.

Step: $n \rightarrow n + 1$. The variables could be an array element $a = gvar_{arr}(a', i_a)$, $b = gvar_{arr}(b', i_b)$ or a structure component $a = gvar_{str}(a', cn_a)$, $b = gvar_{str}(b', cn_b)$. Clearly, $level(a') = level(b') = n$.

Case $a' = b'$. Both a and b belong to the same complex structure, and the goal follows by correctness of the algorithm which computes an offset inside the complex variable.

Case $a' \neq b'$. The variables belong to different complex variables. From the hypothesis we have $range_g(te, ft, mc, a') \asymp range_g(te, ft, mc, b')$. By Lemma 8.7 we obtain $range_g(te, ft, mc, a) \subseteq range_g(te, ft, mc, a')$ as well as the same condition for b' and b . From that we conclude the goal.

□

Lemma 8.9 (Elementary variables are disjoint from variables at higher level) Assume that a is of an elementary type and that a has a level below the level of b , then ranges of a and b are disjoint:

$$\begin{aligned} & is_elem_t(ty_g(te, sc(mc), a)) \wedge level(a) < level(b) \\ & \longrightarrow range_g(te, ft, mc, a) \asymp range_g(te, ft, mc, b) \end{aligned}$$

Isabelle: C0Acompilersimulation/abase_lemmata.not_range_overlap_with_elementary_diff_level_abase.gl (asm)
C0Acompilersimulation/abase_lemmata.not_range_overlap_with_elementary_diff_level (C0)

Proof. Using Lemma 8.5 we obtain a variable h such that $level(h) = level(a)$ and $b \in sub_g(h)$. Clearly, two facts hold: (i) $a \neq b$, otherwise we would have a contradiction with $level(a) < level(b)$, and (ii) $a \neq h$, otherwise we would have a contradiction with $is\text{-}elem_t(ty_g(te, sc(mc), a))$ because g -variables of elementary types cannot have sub variables. From Lemma 8.8 we have $range_g(te, ft, mc, a) \asymp range_g(te, ft, mc, h)$. From Lemma 8.7 we have $range_g(te, ft, mc, b) \subseteq range_g(te, ft, mc, h)$. Ultimately, we conclude $range_g(te, ft, mc, a) \asymp range_g(te, ft, mc, b)$. $\square$

Lemma 8.10 (Elementary variables are disjoint) Assume that a and b are different g -variables of elementary types, then their ranges are disjoint:

$$\begin{aligned} & a \neq b \wedge is\text{-}elem_t(ty_g(te, sc(mc), a)) \wedge is\text{-}elem_t(ty_g(te, sc(mc), b)) \\ & \longrightarrow range_g(te, ft, mc, a) \asymp range_g(te, ft, mc, b) \end{aligned}$$

Isabelle: C0Acompilersimulation/abase_lemmata.elementary_impl_not_overlap_abase (asm)
C0Acompilersimulation/abase_lemmata.elementary_impl_not_overlap (C0)

Proof. By case distinction on relation between the levels of variables.

Case $level(a) = level(b)$. By Lemma 8.8.

Case $level(a) \neq level(b)$. By Lemma 8.9.

$\square$

The same is done for top local variables and heap variables. The proof for two variables from the different groups is as follows. In case of C0 machine there is nothing to prove since the variables belong to different memory frames. In the assembly machine we find a border address which separates these two memory frames and show that all addresses of the first memory frame are smaller than the border address and all addresses of the second memory frame are greater than the border address.

8.5 Correctness

Let c'_{C0} be a C0 configuration on which the effects of an assembly statement $asm(il)$ are projected, i.e., $[c'_{C0}] = C0\text{-}asm\text{-}upd(te, ft, c_{C0}, c_{ASM}, c'_{ASM}, alloc, gl)$. However, the compiler correctness relation does not necessarily hold between the C0 configuration c'_{C0} and the assembly configuration c'_{ASM} . The control consistency will be broken if the assembly statement is either (i) the last statement of a loop body, or (ii) the last statement of the *then* part of a conditional statement. The translation of these statements to the target code results in a list of assembly instructions il' which has to be executed by the assembly configuration c'_{ASM} in order to reach a consistent to c'_{C0} state. Note that il' contains only control instructions, and, hence does not affect any C0 variable. Executing il' we transit from c'_{ASM} to c''_{ASM} updating the program counters and regain consistency $consis(te, ft, c'_{C0}, alloc, c''_{ASM})$. This verification scenario is depicted in Figure 8.1. In the following we state this idea as a formal theorem.

Theorem 8.11 (Inline assembly preserves C0 consistency) Let te be a type environment and let ft be a function table. Let c_{ASM} and c_{C0} be assembly and C0 small-step semantics configurations before the execution of an inline assembly statement, and let




Figure 8.1: Switching C and assembly semantics.

c'_{ASM} and c'_{C0} be respective configurations after its execution. Let *alloc* be an allocation function and let *gl* be a list of g-variables affected by the inline assembly portion. Assume that (i) the assembly configuration c'_{ASM} is valid, (ii) the C0 configuration c_{C0} is valid, moreover the corresponding C0 program is translatable, (iii) c_{C0} is simulated by c_{ASM} , (iv) the next statement of c_{C0} is an inline-assembly statement, and (v) the projection of the inline-assembly effects to the C0 configuration is successful, then the assembly computation reaches in some number T of steps a configuration c''_{ASM} , such that (i) it is valid and simulates C0 configuration c'_{C0} , (ii) the memory, special-purpose and important general-purpose registers are unchanged in c''_{ASM} compared to c'_{ASM} , and (iii) for the last T steps it is guaranteed that the execution produces no interrupts on the ISA level:

$$\begin{aligned}
& (te, ft, gst(c_{C0}.mem)) \in xtlbl_{prog} \\
\wedge & \text{consis}(te, ft, c_{C0}, alloc, c_{ASM}) \\
\wedge & c_{C0} \in C0\sqrt{(te, ft)} \\
\wedge & asm\sqrt{(c'_{ASM})} \\
\wedge & is-asm(stmt(c_{C0})) \\
\wedge & C0-asm-upd(te, ft, c_{C0}, c_{ASM}, c'_{ASM}, gl) = \lfloor c'_{C0} \rfloor \\
\longrightarrow & \exists T, c''_{ASM} : \\
& c''_{ASM} = \delta_{ASM}^T(c'_{ASM}) \\
\wedge & \text{consis}(te, ft, c'_{C0}, alloc, c''_{ASM}) \\
\wedge & asm\sqrt{(c''_{ASM})} \\
\wedge & c''_{ASM}.m = c'_{ASM}.m \\
\wedge & c''_{ASM}.spr = c'_{ASM}.spr \\
\wedge & \forall r \in \{r_{sbase}, r_{htop}, r_{lframe}, r_{jal}\} : c''_{ASM}.gpr[r] = c'_{ASM}.gpr[r] \\
\wedge & asm-exec-props(c'_{ASM}, PROGBASE, \\
& \quad csize_{prog}(te, gst(c_{C0}.mem), ft), 0, 0, T)
\end{aligned}$$

The instruction list il' described above contains only control instructions which do not affect the memory. Hence, in the predicate *asm-exec-props* we use two zeros at the place for the data range accessed during its execution.

Isabelle: COAcompilersimulation/asm.stmt.step.consistency.consistent_C0_conf_asm.update

Proof. First, we prove all parts of the simulation relation between C0 configuration c'_{C0} and assembly configuration c'_{ASM} except for the control consistency (which, actually, does not always hold for c'_{C0} and c'_{ASM}). The code consistency $consis_{code}(te, ft, c'_{C0}, c'_{ASM})$, clearly, holds because the program code range is unchanged. The arguments for the data consistency $consis_d(te, ft, c'_{C0}, alloc, c'_{ASM})$ are as follows: we know that the update of the C0 configuration with the function $C0-asm-upd(te, ft, c_{C0}, c_{ASM}, c'_{ASM}, gl)$ succeeded, hence, the preconditions $precond-C0-asm-upd(te, ft, c_{C0}, c_{ASM}, c'_{ASM}, alloc, gl)$ were satisfied. We use them in order to conclude:

Consistency of frame headers. The additional frame information is stored at the place where no variables are stored.

Register consistency. Registers r_{sbase} , r_{htop} , and r_{lframe} are not changed as well as the structure of local stack, global, and heap memories. The set of all heap reachable variables could only be decreased.

Allocation consistency. The allocation function is not changed.

Value and pointer consistency. The most crucial point here is to show that all elementary variables occupy different C0 memory cells as well as different assembly-memory cells. We use Lemma 8.10.

Now we apply the correctness theorem for the control code [66, Theorem 10.4], which gives us all conclusions of our theorem, except for the code and data consistency terms of $consis(te, ft, c'_{C0}, alloc, c'_{ASM})$. Our remaining goal is to propagate $consis_{code}(te, ft, c'_{C0}, c'_{ASM})$ and $consis_d(te, ft, c'_{C0}, alloc, c'_{ASM})$ to hold with the assembly configuration c''_{ASM} . As we have just proven that the memory and important registers have the same value in c'_{ASM} and c''_{ASM} , the goal follows. $\square$

Verifying CVM Source Code

Contents

9.1	Overview	173
9.2	Process-Context Switch and Dispatching	173
9.3	Primitives	201

In this chapter we elaborate on the verification of the CVM implementation. In the frame of this work the following parts of the implementation have been formally verified: (i) context-switch routines [107], namely, process-context save and restore, (ii) the CVM's dispatcher, and (iii) three primitives [106], namely, `cvm_copy()`, `cvm_get_vm_word()`, and `cvm_set_vm_word()`. As for the primitives, we discuss only verification of `cvm_copy()` in this thesis because of two reasons. First, both remaining primitives are simple and all verification details that appear in their proofs also appear in the proof of the primitive for copying. Second, these primitives are excluded from the actual implementation state, because they are not used by the latest versions of the Verisoft's abstract kernels VAMOS and OLOS.

After a brief introduction in Section 9.1 of a number of auxiliary definitions common to all further sections devoted to verification of the source code we present in Section 9.2 an overall correctness proof of context switching and the CVM dispatcher. Section 9.3 discusses verification of CVM primitives on the example of the primitive `cvm_copy()`.

9.1 Overview

We use the C0 small-step semantics extended with the inline assembly semantics for verification of the kernel's source code. We obtain the code formalization in the small-step semantics in Isabelle by means of a code translation tool developed in the frame of the Verisoft project. The tool also uniquely tags each statement with a numerical identifier. However, as we reason about the code of the concrete kernel obtained by means of the linking the translated CVM code with the code of the abstract kernel the statement identifiers are renumbered. Following the definition of the linking operator (cf. Section 6.2) in the obtained concrete kernel the statements with even identifiers will correspond to the CVM code.

Listing 9.1: Implementation of the initial jump.

```

1 j      (PROGBASE-4);
2 nop    ();

```

9.2 Process-Context Switch and Dispatching

In this section we focus on the verification of the process-context switch implementation in CVM. Context switching is closely related to some other portions of CVM like the initialization code and the CVM dispatcher. We elaborate on their correctness in the current section as well. Altogether, this section covers verification of the following pieces of code: (i) the initial jump to the beginning of the CVM code, (ii) the process-context save function `init_()` which also contains the code for initialization after reset, (iii) the process-context restore function `cvm_start()`, and (iv) the CVM dispatcher `dispatcher()`, a wrapper around the dispatcher of the abstract kernel, which is executed between context save and restore.

We start this section by discussing details of the context-switch implementation in CVM. Next we elaborate on its correctness. Further, in separate subsections we discuss verification of the CVM initialization code which is executed after a power up, correctness of process-context save, correctness of CVM's dispatcher, and verification of the process-context restore code.

9.2.1 Implementation

Initial Jump

Recall that VAMP JISR semantics set program counters to point to the zero address. However, the kernel code resides in the memory starting from address `PROGBASE`. In order to start execution of the kernel we need to reach the code of its first function by a jump to that address. Therefore, at the address zero we place the corresponding jump instruction (cf. Listing 9.1). An empty instruction is put after that because of the delayed branch mechanism.

Function `init_()`

Every run of a CVM-based kernel starts with the function `init_()` whose code is depicted in Listing 9.2. There are two possible cases of a kernel invocation: (i) after a computer power up or a reset signal, and (ii) on an interrupt occurring during execution of some user process or while the kernel is in the waiting for interrupts state. Depending on the case the function `init_()` either initializes the kernel memory structure with zeros or performs a process-context save. In the implementation this decision is taken by examining along lines 9–12 the least significant bit of the register `eca` which corresponds to the reset signal. In case this bit is on the `reset` part of the function (lines 13–27) is executed, otherwise we jump to line 28 and proceed with the save part. Both cases, however share saving of the general-purpose register one into the zero page in line 8.

Case `reset` (lines 13–27). Recall, that the C0 compiler reserves general-purpose registers 28, 29, and 30 for pointers to start of the global memory, heap memory, and the local stack, respectively. In lines 13–18 we initialize these registers with the constants `ABASElm`, `ABASEhm`, and `ABASEgm`. This defines the memory map of the kernel. Note that,

Listing 9.2: Kernel initialization and process-context save: function `init_()`.

```

1 int init_()
2 {
3     int dummy;
4     unsigned int dispatcher_eca;
5     unsigned int dispatcher_edata;
6     unsigned int dispatcher_edpc;
7     assembler(
8         sw (r1, r0, 8);
9         movs2i(r1, eca);
10        andi (r1, r1, 1);
11        beqz (r1, 64);
12        nop ();
13        addi (r30, r0, 448);
14        slli (r30, r30, 12);
15        addi (r29, r0, 1024);
16        slli (r29, r29, 12);
17        addi (r28, r0, 384);
18        slli (r28, r28, 12);
19        addi (r2, r0, 64);
20        slli (r2, r2, 12);
21        add (r1, r0, r28);
22        sw (r0, r1, 0);
23        subi (r2, r2, 4);
24        bnez (r2, -12);
25        addi (r1, r1, 4);
26        beqz (r0, 204);
27        nop ();
28        sw (r2, r0, 12);
29        sw (r28, r0, 16);
30        addi (r28, r0, 384);
31        slli (r28, r28, 12);
32        addi (r1, r28, asm_offset(cup));
33        lw (r1, r1, 0);
34        slli (r1, r1, 9);
35        addi (r2, r28, asm_offset(pcb));
36        add (r2, r2, r1);
37        sw (r3, r2, 8);
38        sw (r4, r2, 12);
39        sw (r5, r2, 16);
40        sw (r6, r2, 20);
41        sw (r7, r2, 24);
42        sw (r8, r2, 28);
43        sw (r9, r2, 32);
44        sw (r10, r2, 36);
45        sw (r11, r2, 40);
46        sw (r12, r2, 44);
47        sw (r13, r2, 48);
48        sw (r14, r2, 52);
49        sw (r15, r2, 56);
50        sw (r16, r2, 60);
51        sw (r17, r2, 64);
52        sw (r18, r2, 68);
53        sw (r19, r2, 72);
54        sw (r20, r2, 76);
55        sw (r21, r2, 80);
56        sw (r22, r2, 84);
57        sw (r23, r2, 88);
58        sw (r24, r2, 92);
59        sw (r25, r2, 96);
60        sw (r26, r2, 100);
61        sw (r27, r2, 104);
62        sw (r29, r2, 112);
63        sw (r30, r2, 116);
64        sw (r31, r2, 120);
65        lw (r10, r0, 8);
66        sw (r10, r2, 0);
67        lw (r10, r0, 12);
68        sw (r10, r2, 4);
69        lw (r10, r0, 16);
70        sw (r10, r2, 108);
71        movs2i(r7, epc);
72        sw (r7, r2, 264);
73        movs2i(r7, edpc);
74        sw (r7, r2, 268);
75        addi (r30, r0, 448);
76        slli (r30, r30, 12);
77        lw (r29, r28, asm_offset(kheap));
78        movs2i(r10, eca);
79        sw (r10, r30,
80            asm_offset(dispatcher_eca));
81        movs2i(r10, edpc);
82        sw (r10, r30,
83            asm_offset(dispatcher_edpc));
84        movs2i(r10, edata);
85        sw (r10, r30,
86            asm_offset(dispatcher_edata));
87    );
88    dummy = dispatcher(dispatcher_eca,
89                        dispatcher_edata,
90                        dispatcher_edpc);
91    return 0;
92 }

```

these three constants are measured in pages — therefore, respective left shifts by 12 are done in the lines 14, 16, and 18. The subsequent lines fill the kernel’s global memory with zeros because the global memory must be initialized. Lines 19–20 load the size of the global memory $ABASE_{lm} - ABASE_{gm}$ into a register while lines 21–25 implement a loop for the memory fill. The case ends with a jump to the line 78 at which some code which is shared between the *reset* and the *save* cases is placed.

Case *save* (lines 28–77). This part saves contents of visible hardware registers into the process control block of the interrupted user process. First, we save general-purpose register two into the zero page in line 28. This is done in order to have two registers — together with the one already saved in line 8 — available for storing temporary data during further computations. We save the content of register 28, a global memory pointer, into the zero page as well. Next, register 28 is set to value $ABASE_{lm} - ABASE_{gm}$ in lines 30–31. Along lines 28–36, we compute an offset in the array of process control

Listing 9.3: CVM elementary dispatcher: function `dispatcher()`.

```

1 int dispatcher
2     (unsigned int dispatcher_eca,
3      unsigned int dispatcher_edata,
4      unsigned int dispatcher_edpc)
5 {
6     int dummy;
7     unsigned int pfh_res;
8     if ((dispatcher_eca & 1u) != 0u)
9     {
10        SR = 8254u;
11        dummy = pfh_init();
12    }
13    else if ((dispatcher_eca & 8u) != 0u)
14    {
15        pfh_res = pfh_touch_addr
16                (cup, dispatcher_edpc,
17                 MM_SWAP_IN, 0u);
18        if (pfh_res != MM_INVALID_ADDR)
19        {
20            dispatcher_eca = 0u;
21        }
22    }
23    else if ((dispatcher_eca & 16u) != 0u)
24    {
25        pfh_res = pfh_touch_addr
26                (cup, dispatcher_edata,
27                 MM_SWAP_IN, 0u);
28        if (pfh_res != MM_INVALID_ADDR)
29        {
30            dispatcher_eca = 0u;
31        }
32    };
33    if (dispatcher_eca != 0u)
34    {
35        cup = dispatcher_kernel
36            (dispatcher_eca,
37             dispatcher_edata);
38    };
39    if (cup > 0u && cup < PID_MAX)
40    {
41        dummy = cvm_start(cup);
42    }
43    else
44    {
45        dummy = cvm_wait();
46    };
47    return 0;
48 }

```

blocks corresponding to the interrupted process identified by `cup`. From line 37 to 64 we consecutively write the content of general-purpose registers 3 to 31, except for 28, directly into the PCB of process `cup`. In lines 65–70 we obtain the values of registers 1, 2, and 28 from the zero page and save them into the process control blocks. Lines 71–74 take care about special-purpose registers. We save the exception versions of program counters `epc` and `edpc`. Along lines 75–77 we assign the stack and heap pointers which reside in general-purpose registers 30 and 29 the values which correspond to the kernel. The stack pointer is set to ABASE_{lm} while the heap pointer is assigned the value of the variable `kheap`. As our kernel support dynamic memory allocation this variable keeps track of the heap memory consumed by the kernel.

Shared code. The remaining lines of the assembly portion save the values of special-purpose registers `eca`, `edpc`, and `edata` — needed for interrupt handlers — into the local variables `dispatcher_eca`, `dispatcher_edpc`, and `dispatcher_edata`, respectively.

The function `init_()` finishes by invoking the CVM’s dispatcher in line 88.

Function `dispatcher()`

The primary goal of the CVM dispatcher (cf. Listing 9.3) is to invoke the dispatcher of the abstract kernel which returns to CVM the identifier of the next scheduled process. This way, CVM knows the context of which process to restore next. Besides that the CVM dispatcher invokes, if needed, the page-fault handler initialization code and possibly calls the page-fault handler itself. The function `dispatcher()` has three arguments which are the stored values of registers `eca`, `edata`, and `edpc`. The implementation starts by a check along lines 8–12 of whether the kernel is invoked for the first time after a reset: the least significant bit of the variable `dispatcher_eca` is examined. If so, the status register variable `SR` is assigned the value of 8254 (cf. Section 5.2 for argumentation behind this number) and the initialization code of the page-fault handler is invoked. If we do not deal with a *reset* case we check whether any page-faults take place and try

Listing 9.4: Process-context restore: function `cvm_start()`.

```

1 int cvm_start(unsigned int pid)          33     lw      (r17, r1, 64);
2 {                                       34     lw      (r18, r1, 68);
3     int*   gpr1;                       35     lw      (r19, r1, 72);
4     cup = pid;                         36     lw      (r20, r1, 76);
5     gpr1 = &(pcb[pid].                37     lw      (r21, r1, 80);
6         exception.frame[EF_GPR1]);    38     lw      (r22, r1, 84);
7     assembler(                         39     lw      (r23, r1, 88);
8         sw (r29, r28, asm_offset(kheap)); 40     lw      (r24, r1, 92);
9     );                                41     lw      (r25, r1, 96);
10    assembler(                         42     lw      (r26, r1, 100);
11        lw      (r2, r28, asm_offset(SR)); 43     lw      (r27, r1, 104);
12        movi2s  (esr, r2);              44     lw      (r28, r1, 108);
13        lw      (r5, r30, asm_offset(gpr1)); 45     lw      (r29, r1, 112);
14        add     (r1, r5, r0);            46     lw      (r30, r1, 116);
15        lw      (r2, r1, 0);             47     lw      (r31, r1, 120);
16        sw      (r2, r0, 8);            48     lw      (r2, r1, 264);
17        lw      (r2, r1, 4);            49     movi2s  (epc, r2);
18        sw      (r2, r0, 12);           50     lw      (r2, r1, 268);
19        lw      (r3, r1, 8);            51     movi2s  (edpc, r2);
20        lw      (r4, r1, 12);           52     lw      (r2, r1, 288);
21        lw      (r5, r1, 16);           53     movi2s  (pto, r2);
22        lw      (r6, r1, 20);           54     lw      (r2, r1, 292);
23        lw      (r7, r1, 24);           55     movi2s  (ptl, r2);
24        lw      (r8, r1, 28);           56     addi    (r2, r0, 1);
25        lw      (r9, r1, 32);           57     movi2s  (emode, r2);
26        lw      (r10, r1, 36);          58     lw      (r1, r0, 8);
27        lw      (r11, r1, 40);          59     lw      (r2, r0, 12);
28        lw      (r12, r1, 44);          60     rfe     ();
29        lw      (r13, r1, 48);          61     );
30        lw      (r14, r1, 52);          62     return 0;
31        lw      (r15, r1, 56);          63 }
32        lw      (r16, r1, 60);

```

to handle them (lines 13–32). Note, that a page table length exception signaled by the `MM_INVALID_ADDR` return code of the page-fault handler is not handled within CVM but rather left in responsibility of the abstract kernel. If a page-fault was caused by other than PTL exception reasons and hence could be resolved, we will clear the variable `dispatcher_eca` and thus ignore the remaining interrupts. We can do so because only external interrupts may coexist with a page fault. This guarantees liveness for CVM. A page fault is a repeat-interrupt, i.e., the current user process did not make any progress. If the kernel would immediately be informed about the occurred external interrupts, rapid interrupt occurrences could starve the current user process. First, we check and handle a page fault on fetch. This is done at lines 13–22 by inspecting the fourth bit of the variable `dispatcher_eca` and a subsequent call to the handler. If there was no page fault on fetch we check along lines 23–32 for a page fault on load or store. Here the fifth bit is considered. If one of the page faults occurred and was handled we leave the dispatcher by restoring the interrupted process via a call to `cvm_start()` in line 41. Otherwise, we invoke the dispatcher of the abstract kernel in order to schedule the next user process (lines 33–38). In case some user process is scheduled we invoke it, otherwise we put CVM into an endless loop by invoking `cvm_wait()` (lines 39–46).

Function `cvm_start()`

The function for process-context restore (cf. Listing 9.4) is quite symmetrical to the save case of the function `init_()`. In the C0 portion of the function (lines 1–6) we compute an offset in the process control blocks array `pcb` corresponding to the next scheduled process `pid`. After the C0 part two inline assembly portions follow: this partition of the assembly code does not affect the generated object code but, however, eases verification.




Figure 9.1: Verification diagram of the case *reset*.

The first assembly statement (lines 7–9) contains a single instruction which saves the value of the variable `kheap` storing the amount of the kernel heap memory into the general purpose register 29. In the second assembly statement we first save the value of the interrupt mask variable `SR` into the special purpose register `esr` (lines 11-12). Further, with lines 15–47 and 58–59 we load the values from the process control block of the process `pid` into general purpose registers. In the end of the function we load the values from PCB into such special registers as `epc`, `edpc`, `pto`, and `ptl`. Finally, we set the register `emode` on. The last instruction of the function is `rfe`. By this we change the hardware mode to user, leave the kernel, and start running the scheduled user process.

Further in this chapter, for each function name fn we will denote the formal definition of this function, i.e., an instance of the type $Func$, as $fn\text{-}proc$ and its components as:

$$\begin{aligned} fn\text{-}proc.body &= fn\text{-}body, \\ fn\text{-}proc.params &= fn\text{-}par, \\ fn\text{-}proc.lvars &= fn\text{-}loc. \end{aligned}$$

For the statements we will omit the statement identifiers because they are generated by the code translation tool and depend on the complete code of the translated program but at the same time are irrelevant to the verification process.

9.2.2 Correctness of the Case *Reset*

We start discussing verification of the CVM implementation with a correctness proof of the case *reset*. Note that this will be the most detailed example covering typical peculiarities of formal reasoning about the CVM implementation like partitioning the code into logical portions depending on its semantical level or functionality, verifying code parts on the semantical level as abstractly as possible, and transferring correctness

results between the levels. For further cases and functions we will omit recurring details and concentrate on case-specific features.

The final correctness theorem for the case *reset* (cf. Theorem 9.10) covers not only the corresponding parts of the function `init_()`, but also the relevant portions of the CVM dispatcher. Altogether, we tie together in a single theorem correctness statements of (i) the following parts of the function `init_()`: pointers initialization, global memory initialization, coping values to the local variables, call of the `dispatcher()`, and (ii) the following parts of the function `dispatcher()`: initialization of the variable `SR`, call of the function `pfh_init()`, and the part of the CVM dispatcher until the call to the function `dispatcher_kernel()` passing by the page-fault handler calls.

Figure 9.1 sketches the verification process of the CVM-based kernel initialization. Such figures will be typical for this chapter. The figure depicts three semantical layers at which verification proceeds: C0, assembly, and ISA. At any point of time we try to achieve the desired verification result at the highest possible level. Finally, these results will be transferred to the ISA level by means of the C0-ISA ministack relation (cf. Section 4.3).

In Figure 9.1 the last pair of configurations $(c_{\text{ISA}}^5, c_{\text{C0}}^5)$ are the states corresponding to the initial state of the CVM model. The whole correctness proof is divided into 5 parts. The first two parts — initial jump and the assembly portions from the function `init_()` — are verified on the assembly level. They are verified separately since the simulation theorem between VAMP ISA and VAMP assembly (cf. Theorem 4.8) assumes that the program code resides in a single continuous memory region, but in our case we use the memory between the jump code and kernel code to store some data. The third and the fifth parts (C0 statements between the assembly statement and the call to `pfh_init()`, and C0 statements between the `pfh_init()` call and the `dispatcher_kernel()` call) are verified on the C0 level. The fourth part is the call of the `pfh_init()` function. In this case we apply the correctness theorem of the page-fault handler initialization code [105].

By C_{ISA}^i we will denote the set of all configurations which share certain properties as the configuration c_{ISA}^i .

Initial Jump

We start by defining the set of ISA configurations C_{ISA}^0 before execution of the initial jump. That a configuration c_{ISA} belongs to the set C_{ISA}^0 means that c_{ISA} satisfies the preconditions to the initial jump code. Essential properties of a configuration $c_{\text{ISA}} \in C_{\text{ISA}}^0$ are that (i) the program counters point to the zero address, (ii) only the reset bit is set in the cause register, and (iii) the registers used for interrupt handling (*edata* and *edpc*) are set to zero. Formally:

$$\begin{aligned}
& isa\sqrt{(c_{\text{ISA}})} \\
\wedge & \quad is\text{-}sys\text{-}exec_{\text{ISA}}(c_{\text{ISA}}) \\
\wedge & \quad code\text{-}inv(c_{\text{ISA}}) \\
\wedge & \quad \langle c_{\text{ISA}}.dpc \rangle = 0 \\
\wedge & \quad \langle c_{\text{ISA}}.pc \rangle = 4 \\
\wedge & \quad \langle c_{\text{ISA}}.spr(eca) \rangle = 1 \\
\wedge & \quad \langle c_{\text{ISA}}.spr(edata) \rangle = 0 \\
\wedge & \quad \langle c_{\text{ISA}}.spr(edpc) \rangle = 0 \\
\longrightarrow & \quad c_{\text{ISA}} \in C_{\text{ISA}}^0.
\end{aligned}$$

The postcondition of the initial jump is defined as a set of ISA configurations C_{ISA}^1 . In case of reset the values of registers except for *eca*, *edata*, and *edpc* are not relevant to us. As for the memory we care only about the part where the code is stored. Ultimately, the postcondition states that a jump to the address **PROGBASE** is successfully executed and the program counters are updated correspondingly. Formally:

$$\begin{aligned}
& isa\sqrt{(c_{\text{ISA}})} \\
\wedge \quad & is\text{-}sys\text{-}exec_{\text{ISA}}(c_{\text{ISA}}) \\
\wedge \quad & code\text{-}inv(c_{\text{ISA}}) \\
\wedge \quad & \langle c_{\text{ISA}}.dpc \rangle = \text{PROGBASE} \\
\wedge \quad & \langle c_{\text{ISA}}.pc \rangle = \text{PROGBASE} + 4 \\
\wedge \quad & \langle c_{\text{ISA}}.spr(eca) \rangle = 1 \\
\wedge \quad & \langle c_{\text{ISA}}.spr(edata) \rangle = 0 \\
\wedge \quad & \langle c_{\text{ISA}}.spr(edpc) \rangle = 0 \\
\longrightarrow \quad & c_{\text{ISA}} \in C_{\text{ISA}}^1.
\end{aligned}$$

As it follows from Figure 9.1 we verify the code of the initial jump in the assembly semantics. Because of that we also define the pre- and postconditions on the assembly level. We denote the sets of respective assembly configurations by C_{ASM}^0 and C_{ASM}^1 . However, we omit formal definitions of these configuration because they differ from C_{ISA}^0 and C_{ISA}^1 only in data representation.

Having specification of the initial jump formally defined we can formulate a correctness lemma for this portion of code. Since we formulate this lemma on the ISA level and will ease the proof by reasoning on the assembly level we need to introduce a conversion function from ISA configurations to assembly configurations. We obtain an assembly configuration from a given ISA configuration by means of the function

$$c_{\text{ISA}} 2c_{\text{ASM}}(c_{\text{ISA}}) \stackrel{\text{def}}{=} c_{\text{ASM}},$$

where

$$\begin{aligned}
c_{\text{ASM}}.dpc &= \langle c_{\text{ISA}}.dpc \rangle, \\
c_{\text{ASM}}.pc &= \langle c_{\text{ISA}}.pc \rangle, \\
c_{\text{ASM}}.gpr[i] &= [c_{\text{ISA}}.gpr(bin(i))], \\
c_{\text{ASM}}.spr[i] &= [c_{\text{ISA}}.spr(bin(i))], \\
c_{\text{ASM}}.m(ad) &= [read\text{-}isa(c_{\text{ISA}}.m, 4 \cdot ad)].
\end{aligned}$$

We justify correctness of this conversion function by the following two lemmas.

Lemma 9.1 (Correctness of conversion from ISA to assembly) The assembly configuration obtained from a valid ISA configuration by means of the function $c_{\text{ISA}} 2c_{\text{ASM}}$ is equivalent to this ISA configuration:

$$isa\sqrt{(c_{\text{ISA}})} \longrightarrow isa\text{-}sim\text{-}asm(c_{\text{ISA}}, c_{\text{ISA}} 2c_{\text{ASM}}(c_{\text{ISA}})).$$

Isabelle: `cvm/additional/isa2asm.abs.lemmas.equiv_asm_isa_isa_to_asm`

Lemma 9.2 (Conversion from ISA to assembly preserves validity) The assembly configuration obtained from a valid ISA configuration by means of the function $c_{\text{ISA}}2c_{\text{ASM}}$ is valid:

$$isa\checkmark(c_{\text{ISA}}) \longrightarrow asm\checkmark(c_{\text{ISA}}2c_{\text{ASM}}(c_{\text{ISA}})).$$

Isabelle: `cvm/additional/isa2asm.abs.lemmas.is.dlx.conf.impl.is.ASMcore.isa.to.asm`

Now we prove correctness of the initial jump.

Lemma 9.3 (Correctness of initial jump) Assume that (i) the properties of the abstract kernel hold for π_{AK} , (ii) an execution sequence seq is well-formed, (iii) the hard disk properties hold, and (iv) an ISA processor configuration $c_{\text{ISA}+\text{DS}}.cpu$ satisfies the precondition of the initial jump, then there exists a number of steps T whose execution brings ISA with devices into a configuration $c'_{\text{ISA}+\text{DS}}$, such that (i) devices non-interference holds, (ii) the hard disk properties are preserved, and (iii) the ISA processor configuration $c'_{\text{ISA}+\text{DS}}.cpu$ satisfies the postcondition of the initial jump:

$$\begin{aligned} & abs\text{-}kernel\text{-}props(\pi_{\text{AK}}) \\ \wedge \quad & seq\checkmark(seq, c_{\text{ISA}+\text{DS}}.devs) \\ \wedge \quad & is\text{-}HD\checkmark(c_{\text{ISA}+\text{DS}}.devs) \\ \wedge \quad & c_{\text{ISA}+\text{DS}}.cpu \in C_{\text{ISA}}^0 \\ \longrightarrow \quad & \exists T, c'_{\text{ISA}+\text{DS}} : \\ & \delta_{\text{ISA}+\text{DS}}^T(c_{\text{ISA}+\text{DS}}, seq) = c'_{\text{ISA}+\text{DS}} \\ \wedge \quad & non\text{-}interf\text{-}dev(c_{\text{ISA}+\text{DS}}.devs, c'_{\text{ISA}+\text{DS}}.devs, seq, T) \\ \wedge \quad & is\text{-}HD\checkmark(c'_{\text{ISA}+\text{DS}}.devs) \\ \wedge \quad & c'_{\text{ISA}+\text{DS}}.cpu \in C_{\text{ISA}}^1. \end{aligned}$$

Isabelle: `cvm/Reset/begin_jump_reset.begin_asm_code_correct.isa.reset`

Proof. In order to start verification on the assembly level we need an assembly configuration which can simulate the given ISA configuration. We obtain it from the c_{ISA}^0 using the conversion function $c_{\text{ISA}}2c_{\text{ASM}}$. Lemma 9.2 allows us to apply assembly semantics. Using the assembly semantics for the execution of the two instructions constituting the code of the initial jump and applying simulation theorems we conclude the properties of c_{ISA}^1 . □

Assembly Statement of the Function `init_()`

The assembly portion of the initialization/context save function which belongs to the case `reset` implements the following changes: (i) the program counters are set to the end address of the assembly portion, (ii) the global memory, local memory, and heap




Figure 9.2: Memory structure during execution of the function `init_()` in the case *reset*.

pointers are loaded, (iii) the memory region from $ABASE_{gm}$ to $ABASE_{lm}$ is filled with zeros, (iv) the values of the special purpose registers are written to the local variable. The allocated addresses of these variables are $ABASE_{lm} + FHS + 4$, $ABASE_{lm} + FHS + 8$, and $ABASE_{lm} + FHS + 12$ (cf. Figure 9.2). FHS bytes are reserved for some information of the local frame; 4, 8, and 12 are displacements within the memory frame. We denote the assembly code from the first statement of the function `init_()` by π_{ASM}^{init} . The described effect of this portion of code are formally stated in the following postcondition, defined as a set of ISA configurations C_{ISA}^2 :

$$\begin{aligned}
& isa \sqrt{(c_{ISA})} \\
\wedge & \quad is-sys-exec_{ISA}(c_{ISA}) \\
\wedge & \quad code-inv(c_{ISA}) \\
\wedge & \quad \langle c_{ISA}.dpc \rangle = \text{PROGBASE} + |\pi_{ASM}^{init}| \\
\wedge & \quad \langle c_{ISA}.pc \rangle = \text{PROGBASE} + |\pi_{ASM}^{init}| + 4 \\
\wedge & \quad \langle c_{ISA}.gpr(bin(28)) \rangle = ABASE_{gm} \\
\wedge & \quad \langle c_{ISA}.gpr(bin(29)) \rangle = ABASE_{hm} \\
\wedge & \quad \langle c_{ISA}.gpr(bin(30)) \rangle = ABASE_{lm} \\
\wedge & \quad get-data_{ISA}(c_{ISA}, ABASE_{gm}, (ABASE_{lm} - ABASE_{gm})/4) = 0^{(ABASE_{lm} - ABASE_{gm})/4} \\
\wedge & \quad get-data_{ISA}(c_{ISA}, ABASE_{lm} + FHS + 4, 3) = [1, 0, 0] \\
\longrightarrow & \quad c_{ISA} \in C_{ISA}^2.
\end{aligned}$$

Correctness of the part is stated in the following lemma.

Lemma 9.4 (Correctness of assembly statement in `init_()`) Assume that (i) the properties of the abstract kernel hold for π_{AK} , (ii) an execution sequence *seq* is well-formed, (iii) the hard disk properties hold, and (iv) an ISA processor configuration $c_{ISA+DS}.cpu$ satisfies the postcondition of the initial jump, then there exists a number of steps T whose execution brings ISA with devices into a configuration c'_{ISA+DS} , such that (i) devices non-interference holds, (ii) the hard disk properties are preserved, and (iii) the ISA processor configuration $c'_{ISA+DS}.cpu$ satisfies the postcondition of the as-

sembly statement of the function `init_()`:

$$\begin{aligned}
& \text{abs-kernel-props}(\pi_{AK}) \\
\wedge & \text{seq}\sqrt{(seq, c_{ISA+DS}.devs)} \\
\wedge & \text{is-HD}\sqrt{(c_{ISA+DS}.devs)} \\
\wedge & c_{ISA+DS}.cpu \in C_{ISA}^1 \\
\longrightarrow & \exists T, c'_{ISA+DS} : \\
& \delta_{ISA+DS}^T(c_{ISA+DS}, seq) = c'_{ISA+DS} \\
\wedge & \text{non-interf-dev}(c_{ISA+DS}.devs, c'_{ISA+DS}.devs, seq, T) \\
\wedge & \text{is-HD}\sqrt{(c'_{ISA+DS}.devs)} \\
\wedge & c'_{ISA+DS}.cpu \in C_{ISA}^2.
\end{aligned}$$

Isabelle: `cvm/Reset/init_asm.reset.init_code.reset.correct.isa`

Note that the code to be verified contains also a loop at lines 22–25. The loop is executed $\langle c_{ISA}.gpr(bin(2)) \rangle / 4$ times.

C0 Statements of `init_()` and `dispatcher()` before the `pfh_init()` Call

We execute and verify this part on the C0 level. During this we do not care much about the properties on the ISA level except for the following conditions of valid execution: (i) the ISA configuration is valid, (ii) the system mode is on, and (iii) the code invariant holds. In conjunction these three properties we define the postcondition to the currently discussed portion of code on the ISA level as a set of configurations C_{ISA}^3 :

$$\begin{aligned}
& \text{isa}\sqrt{(c_{ISA})} \\
\wedge & \text{is-sys-exec}_{ISA}(c_{ISA}) \\
\wedge & \text{code-inv}(c_{ISA}) \\
\longrightarrow & c_{ISA} \in C_{ISA}^3.
\end{aligned}$$

Now we define the postcondition on the C0 level. Before that let us introduce the following notation for a variable g , a memory configuration mc , and a memory cell value v :

$$\| g \|_{mc} = v$$

which combines two properties: the variable g is initialized with respect to the memory configuration mem and has the value v :

$$\begin{aligned}
& \text{initialized}_g(mc, g) \\
\wedge & \text{value}_g(mc, g) = v.
\end{aligned}$$

Further, at places where it is clear which memory configuration is used we will omit it.

The C0 postcondition is defined as a set of C0 configurations C_{C0}^3 . Essentially, it is a conjunction of the following facts: (i) the C0 configuration is valid and the invariant on the global memory structure holds, (ii) the very first global variable (`SR`) has the value of 8254 and all other global variables have predefined initial values, (iii) the heap memory is empty, (iv) the local memory stack has two frames corresponding to the functions `init_()` and `dispatcher()`, (v) the variable storing values of registers `eca`, `edata`, and `edpc` has the values 1, 0, and 0, respectively, and (vi) the program rest is equal the

the predefined constant `prog`³, which encodes the body of the function `dispatcher()` starting from line 11 in Listing 9.3. Formally:

$$\begin{aligned}
& c_{C0} \in C0'' \checkmark (te_{CK}(\pi_{AK}), ft_{CK}(\pi_{AK})) \\
\wedge & \text{structure}_{GM}^{ck}(\pi_{AK}, c_{C0}) \\
\wedge & c_{C0}.mem.gm.ct(i) = \begin{cases} nat(8254) & \text{if } i = 0 \\ init_{ct}(gst_{CK}(\pi_{AK}))(i) & \text{otherwise} \end{cases} \\
\wedge & c_{C0}.mem.hm = init_{mem}([]) \\
\wedge & |c_{C0}.mem.lm| = 2 \\
\wedge & c_{C0}.mem.lm[0].mfr.st = st_{fun}(init\text{-}proc) \\
\wedge & c_{C0}.mem.lm[1].mfr.st = st_{fun}(dispatcher\text{-}proc) \\
\wedge & \parallel gvar_{lm}(1, dispatcher_eca) \parallel = nat(1) \\
\wedge & \parallel gvar_{lm}(1, dispatcher_edata) \parallel = nat(0) \\
\wedge & \parallel gvar_{lm}(1, dispatcher_edpc) \parallel = nat(0) \\
\wedge & c_{C0}.prog = prog^3 \\
\longrightarrow & c_{C0} \in C_{C0}^3.
\end{aligned}$$

Next, we state and prove the correctness lemma for the current code portion.

Lemma 9.5 (Correctness of C0 parts of `init_()` and `dispatcher()`) Assume that (i) the properties of the abstract kernel hold for π_{AK} , (ii) an execution sequence seq is well-formed, (iii) the hard disk properties hold, and (iv) an ISA processor configuration $c_{ISA+DS}.cpu$ satisfies the postcondition of the assembly statement of the function `init_()`, then there exists a number of steps T whose execution brings ISA with devices into a configuration c'_{ISA+DS} and a C0 configuration c'_{C0} , such that (i) devices non-interference holds, (ii) the hard disk properties are preserved, (iii) the C0 configuration c'_{C0} is simulated by the ISA configuration $c'_{ISA+DS}.cpu$, and (iv) the postconditions on the ISA and C0 levels hold:

$$\begin{aligned}
& abs\text{-}kernel\text{-}props(\pi_{AK}) \\
\wedge & seq\checkmark(seq, c_{ISA+DS}.devs) \\
\wedge & is\text{-}HD\checkmark(c_{ISA+DS}.devs) \\
\wedge & c_{ISA+DS}.cpu \in C_{ISA}^2 \\
\longrightarrow & \exists T, c'_{ISA+DS}, c'_{C0} : \\
& \delta_{ISA+DS}^T(c_{ISA+DS}, seq) = c'_{ISA+DS} \\
\wedge & non\text{-}interf\text{-}dev(c_{ISA+DS}.devs, c'_{ISA+DS}.devs, seq, T) \\
\wedge & is\text{-}HD\checkmark(c'_{ISA+DS}.devs) \\
\wedge & C0\text{-}sim\text{-}isa(te_{CK}(\pi_{AK}), ft_{CK}(\pi_{AK}), c'_{C0}, c'_{ISA+DS}.cpu) \\
\wedge & c'_{ISA+DS}.cpu \in C_{ISA}^3 \\
\wedge & c'_{C0} \in C_{C0}^3.
\end{aligned}$$

Isabelle: `cvm/Reset/init_dispatcher_reset.init_dispatcher_reset_isa_correct`

Proof. The lemma is proven by applying the C0 small-step semantics. In order to proceed with verification on the C0 level we first of all need to find an initial C0 configuration

consistent to the ISA configuration c_{ISA}^2 . We denote this configuration by $c_{\text{C0}}^{\text{init}}$ and define it as follows:

$$\begin{aligned}
c_{\text{C0}}^{\text{init}}.\text{prog} &= \text{sCall}(\text{dummy}, \text{dispatcher}, \\
&\quad [\text{var}(\text{dispatcher_eca}, \text{unsgnd}_{\text{T}}), \\
&\quad \text{var}(\text{dispatcher_edata}, \text{unsgnd}_{\text{T}}), \\
&\quad \text{var}(\text{dispatcher_edpc}, \text{unsgnd}_{\text{T}})]), \\
c_{\text{C0}}^{\text{init}}.\text{mem.gm.st} &= \text{gst}_{\text{CK}}(\pi_{\text{AK}}.st), \\
c_{\text{C0}}^{\text{init}}.\text{mem.gm.init} &= \text{vns}(\text{gst}_{\text{CK}}(\pi_{\text{AK}}.st)), \\
c_{\text{C0}}^{\text{init}}.\text{mem.gm.ct} &= \text{init}_{\text{ct}}(\text{gst}_{\text{CK}}(\pi_{\text{AK}})), \\
c_{\text{C0}}^{\text{init}}.\text{mem.hm} &= \text{init}_{\text{mem}}([\]), \\
c_{\text{C0}}^{\text{init}}.\text{mem.lm} &= [(\text{lm-frame}^{\text{init}}, \text{A})], \\
\text{lm-frame}^{\text{init}}.st &= \text{st}_{\text{fun}}(\text{init-proc}), \\
\text{lm-frame}^{\text{init}}.ct &= \text{vns}(\text{st}_{\text{fun}}(\text{init-proc})), \\
\text{lm-frame}^{\text{init}}.init &= \text{lm-content}^{\text{init}}, \\
\text{lm-content}^{\text{init}}(i) &= \begin{cases} \text{nat}(1) & \text{if } i = 1 \\ \text{nat}(0) & \text{if } i = 2 \\ \text{nat}(0) & \text{if } i = 3 \\ \text{A} & \text{otherwise} \end{cases}.
\end{aligned}$$

Note, that in the last equation the content of the local memory frame is defined according to the symbol table of the function `init_()`:

$$\begin{aligned}
1 &= \text{ba}_v(\text{st}_{\text{fun}}(\text{init-proc}), \text{dispatcher_eca}), \\
2 &= \text{ba}_v(\text{st}_{\text{fun}}(\text{init-proc}), \text{dispatcher_edata}), \\
3 &= \text{ba}_v(\text{st}_{\text{fun}}(\text{init-proc}), \text{dispatcher_edpc}).
\end{aligned}$$

We use Lemma 9.6 and Lemma 9.7 stated and proven below to justify that the C0 configuration $c_{\text{C0}}^{\text{init}}$ satisfies the postcondition C_{ISA}^2 . $\square$

Lemma 9.6 (Construction correctness of $c_{\text{C0}}^{\text{init}}$) Assume that the abstract kernel properties hold for π_{AK} and the ISA code invariants are satisfied for a valid configuration c_{ISA} which encodes the postcondition C_{ISA}^2 , then c_{ISA} simulates the C0 configuration $c_{\text{C0}}^{\text{init}}$:

$$\begin{aligned}
&\text{abs-kernel-props}(\pi_{\text{AK}}) \\
&\wedge \text{isa}\sqrt{c_{\text{ISA}}} \\
&\wedge \text{code-inv}(c_{\text{ISA}}) \\
&\wedge c_{\text{ISA}} \in C_{\text{ISA}}^2 \\
&\longrightarrow \text{C0-sim-isa}(\text{te}_{\text{CK}}(\pi_{\text{AK}}), \text{ft}_{\text{CK}}(\pi_{\text{AK}}), c_{\text{C0}}^{\text{init}}, c_{\text{ISA}}).
\end{aligned}$$

Isabelle: `cvm/Reset/init_consis_reset.init_code_reset.isa_post_impl.consistent_init_cvm_c0_config_isa_to_asm`

Proof. We start the proof by unfolding the C0-ISA simulation relation *C0-sim-isa*. According to its definition we need to instantiate the intermediate assembly configuration and the C0 allocation function. As an assembly machine we use configuration

$c_{\text{ASM}} = c_{\text{ISA}} 2c_{\text{ASM}}(c_{\text{ISA}})$. Using Lemma 9.2 and Lemma 9.1 we conclude the validity of this assembly configuration $asm_{\sqrt{}}(c_{\text{ASM}})$ as well as its equivalence to the original ISA machine $isa\text{-}sim\text{-}asm c_{\text{ISA}} c_{\text{ASM}}$. As for the allocation function we instantiate it with the value $alloc^{init}$ defined below using $sc = sc(ak_{\text{init}}(\pi_{\text{AK}}).mem)$:

$$alloc^{init}(g) \stackrel{\text{def}}{=} \begin{cases} (\text{ABASE}_{\text{lm}} + \text{FHS}, 4) & \text{if } g = gvar_{\text{lm}}(0, \text{dummy}) \\ (\text{ABASE}_{\text{lm}} + \text{FHS} + 4, 4) & \text{if } g = gvar_{\text{lm}}(0, \text{dispatcher_eca}) \\ (\text{ABASE}_{\text{lm}} + \text{FHS} + 8, 4) & \text{if } g = gvar_{\text{lm}}(0, \text{dispatcher_edata}) \\ (\text{ABASE}_{\text{lm}} + \text{FHS} + 12, 4) & \text{if } g = gvar_{\text{lm}}(0, \text{dispatcher_edpc}) \\ alloc_{\text{gm}}^{init} & \text{if } is\text{-}gm\text{-}gvar(g) \\ & \wedge (te_{\text{CK}}(\pi_{\text{AK}}), sc, g) \in gvars_{\sqrt{}} \\ \text{A} & \text{otherwise} \end{cases},$$

where

$$alloc_{\text{gm}}^{init} = (abase_{\text{g}}(te_{\text{CK}}(\pi_{\text{AK}}), ft_{\text{CK}}(\pi_{\text{AK}}), sc, g), asize_{\text{t}}(ty_{\text{g}}(sc, g))).$$

The values of the allocation function for the local variables are chosen according to the memory structure depicted in Figure 9.2.

The remaining goal to be proven is

$$consis(te_{\text{CK}}(\pi_{\text{AK}}), ft_{\text{CK}}(\pi_{\text{AK}}), c_{\text{C0}}^{init}, alloc^{init}, c_{\text{ISA}} 2c_{\text{ASM}}(c_{\text{ISA}})).$$

Subgoal 1. Code consistency $consis_{\text{code}}$. It follows directly from $code\text{-}inv(c_{\text{ISA}})$.

Subgoal 2. Control consistency $consis_{\text{c}}$. Since the dispatcher call statement follows directly after the assembly statement, it is not difficult to show that the start address of the call statement is the same as the end address of the assembly statement and equals to $\text{PROGBASE} + |\pi_{\text{ASM}}^{\text{init}}|$. The recursion depth of the local stack is equal to one. Since there are no frames created by the call nothing has to be proven about return addresses of stack frames.

Subgoal 3. Register consistency $consis_{\text{r}}$. We exploit the following facts:

$$\begin{aligned} \langle c_{\text{ISA}}.gpr(bin(28)) \rangle &= \text{ABASE}_{\text{gm}}, \\ \langle c_{\text{ISA}}.gpr(bin(29)) \rangle &= \text{ABASE}_{\text{hm}}, \\ \langle c_{\text{ISA}}.gpr(bin(30)) \rangle &= \text{ABASE}_{\text{lm}}. \end{aligned}$$

All we need to show is:

$$\begin{aligned} abase_{\text{gm}}(te_{\text{CK}}(\pi_{\text{AK}}), ft_{\text{CK}}(\pi_{\text{AK}}), gst_{\text{CK}}(\pi_{\text{AK}})) &= \text{ABASE}_{\text{gm}}, \\ \text{ABASE}_{\text{hm}} + asize_{\text{heap}}(\square) &= \text{ABASE}_{\text{hm}}, \\ abase_{\text{lm}}(te, ft, sc, 0) &= \text{ABASE}_{\text{lm}}, \end{aligned}$$

which follows from the abstract kernel properties $abs\text{-}kernel\text{-}props(\pi_{\text{AK}})$.

Subgoal 4. Frame header consistency $consis_{\text{fh}}$. It is trivial because the recursion depth of the local stack is equal to one.

We reason about the allocation, value, and pointer consistency statements having the following fact in mind:

$$\begin{aligned}
\forall g : \quad & (te_{CK}(\pi_{AK}), sc, g) \in gvars \sqrt{} \\
& \longrightarrow is-gm-gvar(g) \\
& \vee g = gvar_{lm}(0, dummy) \\
& \vee g = gvar_{lm}(0, dispatcher_eca) \\
& \vee g = gvar_{lm}(0, dispatcher_edata) \\
& \vee g = gvar_{lm}(0, dispatcher_edpc),
\end{aligned}$$

as well as that there are not heap variables.

Subgoal 5. Allocation consistency $consis_{alloc}$. For global and local variables it follows directly from the definition of $alloc^{init}$.

Subgoal 6. Value consistency $consis_v$. Non-pointer global variables are initialized and have one of the following values: $bool(F)$, $int(0)$, $char(0)$, or $nat(0)$. They all correspond to the zero constant in the assembly machine which follows from $get-data_{ISA}(c_{ISA}, ABASE_{gm}, (ABASE_{lm} - ABASE_{gm})/4) = 0^{(ABASE_{lm} - ABASE_{gm})/4}$. Three initialized local variables have values 1, 0, and 0. From $get-data_{ISA}(c_{ISA}, ABASE_{lm} + FHS + 4, 3) = [1, 0, 0]$ and the definition of $alloc^{init}$ we conclude that the values match.

Subgoal 7. Pointer consistency $consis_p$. We need to show it only for global pointers because there are no local pointer in the source code. Similarly to the value consistency, the initialized value for a global pointer is $ptr(\perp)$, which also corresponds to the zero.

□

Lemma 9.7 (Validity of c_{C0}^{init}) Assume that the abstract kernel properties hold, then the configuration c_{C0}^{init} is valid:

$$abs-kernel-props(\pi_{AK}) \longrightarrow c_{C0}^{init} \in C0'' \sqrt{} (te_{CK}(\pi_{AK}), ft_{CK}(\pi_{AK})).$$

Isabelle: `cvm/Reset/init.valid.conf.reset.init-cvm.c0-config.in.valid.confs`

Proof. All properties about the type environment and the function table follow directly from $abs-kernel-props(\pi_{AK})$. Properties about the memory configuration and the program rest are proven by unfolding respective definitions. □

Correctness of the Call to `pfh_init()`

Correctness of the initialization code of the page-fault handler was formally proven by Starostin [105]. The distinctive feature of this code portion is that it establishes some crucial CVM correctness criteria like the $\mathcal{B}$ relation for the first time during some considered CVM run. Below, we briefly overview some parts of the specification and state the correctness lemma for this case.

Preconditions on the C0 level state such natural things as (i) the validity of the C0 configuration, (ii) the C0 machine is calling the function `pfh_init()` and writes its result

back to the variable **dummy** which belongs to the **lo**-local memory frame, (iii) the global variables of the C0 machine coincide with those of the concrete kernel and are initialized, (iv) the heap memory is empty, (v) the local memory is appropriately bounded, and (vi) the global variable **SR** is initialized with the number 8254:

$$\begin{aligned}
p\text{fh-init-}PRE_{C0}(\pi_{AK}, c_{C0}) &\stackrel{\text{def}}{=} c_{C0} \in C0'' \sqrt{(te_{CK}(\pi_{AK}), ft_{CK}(\pi_{AK}))} \\
&\wedge \text{stmt}(c_{C0}.prog) = sCall(\text{dummy}, \text{pfh_init}, [], sid) \\
&\wedge \text{dummy} \in vns(lst_{top}(c_{C0}.mem)) \\
&\wedge gst(c_{C0}.mem) = gst_{CK}(\pi_{AK}) \\
&\wedge vns(gst_{CK}(\pi_{AK})) \subseteq c_{C0}.mem.gm.init \\
&\wedge hst(c_{C0}.mem) = [] \\
&\wedge asize_{st^*}(sc(c_{C0}.mem).lst) + 52 \leq \text{ABASE}_{hm} - \text{ABASE}_{lm} \\
&\wedge \parallel gvar_{gm}(\text{SR}) \parallel = nat(8254).
\end{aligned}$$

Here we use the function $asize_{st^*}$ to compute the size of the local memory stack. This function is defined as the sum of symbol table sizes:

$$asize_{st^*}(lst) \stackrel{\text{def}}{=} \sum_{i=0}^{i < |lst|} asize_{st}(lst[i]).$$

The number 52 comes from the estimation of the local stack size for the **pfh_init()** execution:

$$(ft_{CK}(\pi_{AK}), \text{pfh_init}, 52) \in SE.$$

Additionally, the predicate $p\text{fh-init-}PRE_{PFH}(te, mc)$ is defined stating the precondition about the page-fault handler data structures, namely: the reverse lookup array **ppx2pd**, the stack of free big pages **bpfree_stack**, the big-page table space **bptspace**, and the (relevant to the page-fault handler) process control blocks **pcb**. The precondition states that all these data structures are initialized with zeros.

The C0 postcondition of a call to the page-fault handler initialization code, basically, states that the call was successfully processed: the validity of the C0 configuration is preserved, the call statement was removed from the program rest, and all variables except those touched by the code remain unchanged. Moreover, the C0 memory invariant for the function call execution holds:

$$\begin{aligned}
p\text{fh-init-}POST_{C0}(\pi_{AK}, c_{C0}, c'_{C0}) &\stackrel{\text{def}}{=} c'_{C0} \in C0'' \sqrt{(te_{CK}(\pi_{AK}), ft_{CK}(\pi_{AK}))} \\
&\wedge c'_{C0}.prog = rem-1st-stmt(c_{C0}.prog) \\
&\wedge unchanged_{GM, HM}(te_{CK}(\pi_{AK}), c_{C0}.mem, c'_{C0}.mem, \\
&\quad p\text{fh-gm-vars}, p\text{fh-hm-ind}) \\
&\wedge is-C0mem-inv(te_{CK}(\pi_{AK}), c_{C0}.mem, c'_{C0}.mem, \\
&\quad hst_{CVM}, \text{dummy}, int(0)).
\end{aligned}$$

The postcondition over the page-fault handler data structures are, essentially, the simulation relation for user processes $\mathcal{B}$, the page-fault handler invariant $p\text{fh-inv}$, and the zero-filled page condition $zfp-cond$. All of them appear directly in the correctness lemma of the page-fault handler initialization code.

Note, that page-fault handler execution may touch the hard disk. Therefore, we can claim that the processor does not interfere with all devices except for the hard

disk. We express this formally with the predicate *non-interf-dev'* which differs from its unprimed version (cf. Definition 3.19) in that it excludes the hard-disk from the universal quantification of (non-interfered) devices.

Lemma 9.8 (Correctness of `pfh_init()`) Let $c_{\text{ISA+DS}}$ be a configuration of VAMP ISA with devices, let seq be an ISA execution sequence, and let c_{C0} be a C0 configuration of the concrete kernel. Assume that (i) the abstract kernel properties holds for π_{AK} , (ii) the execution sequence seq and the hard disk are valid, (iii) the ISA processor configuration $c_{\text{ISA+DS}}.cpu$ is valid and simulates the C0 configuration c_{C0} , (iv) the ISA code invariant is satisfied, (v) the ISA machine runs in the system mode, and (vi) both C0 precondition and the preconditions for the page-fault handler data structures are satisfied, then there exists a number of steps T during whose execution the ISA with devices transits to a configuration $c'_{\text{ISA+DS}}$, and a C0 configuration c'_{C0} such that the following holds: (i) the devices other than the hard disk do not interfere with the processor, (ii) the hard disk remains valid, (iii) the ministack simulation relation holds between $c'_{\text{ISA+DS}}.cpu$ and c'_{C0} , (iv) the ISA code invariant is preserved and ISA remains in the system mode, (v) the zero filled page condition is established, (vi) the C0 postcondition holds, (vii) the page-fault handler invariant holds, and (viii) the simulation relation for user processes is established:

$$\begin{aligned}
& abs\text{-}kernel\text{-}props(\pi_{\text{AK}}) \\
& \wedge seq\checkmark(seq, c_{\text{ISA+DS}}.devs) \\
& \wedge is\text{-}HD\checkmark(c_{\text{ISA+DS}}.devs) \\
& \wedge C0\text{-}sim\text{-}isa(te_{\text{CK}}(\pi_{\text{AK}}), ft_{\text{CK}}(\pi_{\text{AK}}), c_{\text{C0}}, c_{\text{ISA+DS}}.cpu) \\
& \wedge isa\checkmark(c_{\text{ISA+DS}}.cpu) \\
& \wedge code\text{-}inv(\pi_{\text{AK}}, c_{\text{ISA+DS}}.cpu) \\
& \wedge is\text{-}sys\text{-}exec_{\text{ISA}}(c_{\text{ISA+DS}}.cpu) \\
& \wedge pfh\text{-}init\text{-}PRE_{\text{C0}}(\pi_{\text{AK}}, c_{\text{C0}}) \\
& \wedge pfh\text{-}init\text{-}PRE_{\text{PFH}}(te_{\text{CK}}(\pi_{\text{AK}}), c_{\text{C0}}.mem) \\
\longrightarrow & \exists T, c'_{\text{ISA+DS}}, c'_{\text{C0}} : \\
& \delta_{\text{ISA+DS}}^T(c_{\text{ISA+DS}}, seq) = c'_{\text{ISA+DS}} \\
& \wedge non\text{-}interf\text{-}dev'(c_{\text{ISA+DS}}.devs, c'_{\text{ISA+DS}}.devs, seq, T) \\
& \wedge is\text{-}HD\checkmark(c'_{\text{ISA+DS}}.devs) \\
& \wedge C0\text{-}sim\text{-}isa(te_{\text{CK}}(\pi_{\text{AK}}), ft_{\text{CK}}(\pi_{\text{AK}}), c'_{\text{C0}}, c'_{\text{ISA+DS}}.cpu) \\
& \wedge isa\checkmark(c'_{\text{ISA+DS}}.cpu) \\
& \wedge code\text{-}inv(\pi_{\text{AK}}, c'_{\text{ISA+DS}}.cpu) \\
& \wedge is\text{-}sys\text{-}exec_{\text{ISA}}(c'_{\text{ISA+DS}}.cpu) \\
& \wedge zfp\text{-}cond(c'_{\text{ISA+DS}}.cpu) \\
& \wedge pfh\text{-}init\text{-}POST_{\text{C0}}(\pi_{\text{AK}}, c_{\text{C0}}, c'_{\text{C0}}) \\
& \wedge pfh\text{-}inv(c_{\text{PFH}}^{\text{init}}, te_{\text{CK}}(\pi_{\text{AK}}), c'_{\text{C0}}.mem) \\
& \wedge \mathcal{B}(ups_{\text{init}}, c'_{\text{ISA+DS}}).
\end{aligned}$$

Isabelle: `pfh/NoXCall/pfhInitTopLevel.pfh_init.correct`

C0 Statements of dispatcher() between the Calls to pfh_init() and dispatcher_kernel()

The remaining portion of the code for the case *reset* is the easiest. Only a single control statement is executed: the conditional statement at line 33 of Listing 9.3. The statement is supposed to call the dispatcher of the abstract kernel in case the stored value of the *eca* register differs from zero. Since we are dealing with the *reset* case the corresponding bit is raised in the exceptional cause register and, hence, a call to the abstract kernel dispatcher takes place.

The precondition to this code part on the C0 level, defined as a set of C0 configurations C_{C0}^4 , comprises such facts about the C0 configuration as its validity, sufficiency of the heap memory, invariants over the global and heap memory parts of the concrete kernel, information about the local stack, as well as the state of the program rest:

$$\begin{aligned}
& c_{C0} \in C0'' \sqrt{(te_{CK}(\pi_{AK}), ft_{CK}(\pi_{AK}))} \\
\wedge & \text{avail}_{\text{heap}}(c_{C0}) \\
\wedge & \text{structure}_{GM}^{ck}(\pi_{AK}, c_{C0}) \\
\wedge & \text{structure}_{HM}^{ck}(\pi_{AK}, c_{C0}) \\
\wedge & |c_{C0}.mem.lm| = 2 \\
\wedge & c_{C0}.mem.lm[0].mfr.st = st_{fun}(init\text{-}proc) \\
\wedge & c_{C0}.mem.lm[1].mfr.st = st_{fun}(dispatcher\text{-}proc) \\
\wedge & \parallel gvar_{lm}(1, dispatcher_eca) \parallel = nat(1) \\
\wedge & \parallel gvar_{lm}(1, dispatcher_edata) \parallel = nat(0) \\
\wedge & \parallel gvar_{lm}(1, dispatcher_edpc) \parallel = nat(0) \\
\wedge & c_{C0}.prog = prog^4 \\
\longrightarrow & c_{C0} \in C_{C0}^4.
\end{aligned}$$

The constant $prog^4$ above is a formally defined body of the function `dispatcher()` starting from line 33 of Listing 9.3.

The C0 postcondition of the discussed code portion, defined as a set of C0 configurations C_{C0}^5 , differs from its precondition only in the state of the program rest

$$\begin{aligned}
& c_{C0} \in C0'' \sqrt{(te_{CK}(\pi_{AK}), ft_{CK}(\pi_{AK}))} \\
\wedge & \text{structure}_{GM}^{ck}(\pi_{AK}, c_{C0}) \\
\wedge & \text{structure}_{HM}^{ck}(\pi_{AK}, c_{C0}) \\
\wedge & |c_{C0}.mem.lm| = 2 \\
\wedge & c_{C0}.mem.lm[0].mfr.st = st_{fun}(init\text{-}proc) \\
\wedge & c_{C0}.mem.lm[1].mfr.st = st_{fun}(dispatcher\text{-}proc) \\
\wedge & \parallel gvar_{lm}(1, dispatcher_eca) \parallel = nat(1) \\
\wedge & \parallel gvar_{lm}(1, dispatcher_edata) \parallel = nat(0) \\
\wedge & \parallel gvar_{lm}(1, dispatcher_edpc) \parallel = nat(0) \\
\wedge & c_{C0}.prog = prog^5 \\
\longrightarrow & c_{C0} \in C_{C0}^5,
\end{aligned}$$

where the constant $prog^5$ is a formally defined body of the function `dispatcher()` starting from line 35 of Listing 9.3.

As for the ISA level, the pre- and postconditions coincide. They are defined as sets of ISA configurations C_{ISA}^4 and C_{ISA}^5 , respectively, and are conjunctions of the following facts: (i) validity of the ISA configuration, (ii) requirement for the system mode to be on, (iii) the ISA code invariants, and (iv) the zero-filled page condition:

$$\begin{aligned}
& isa\checkmark(c_{\text{ISA}}) \\
\wedge \quad & is\text{-}sys\text{-}exec_{\text{ISA}}(c_{\text{ISA}}) \\
\wedge \quad & code\text{-}inv(c_{\text{ISA}}) \\
\wedge \quad & zfp\text{-}cond(c_{\text{ISA}}) \\
\longrightarrow \quad & c_{\text{ISA}} \in C_{\text{ISA}}^4 \wedge c_{\text{ISA}} \in C_{\text{ISA}}^5.
\end{aligned}$$

Correctness of this code portion is stated in the following lemma.

Lemma 9.9 (C0 statements of dispatcher()) Assume that (i) the properties of the abstract kernel hold for π_{AK} , (ii) an execution sequence seq is well-formed, (iii) the hard disk properties hold, (iv) an ISA processor configuration $c_{\text{ISA+DS}}.cpu$ simulates the C0 configuration of the concrete kernel c_{C0} , (v) the $\mathcal{B}$ relation holds between $c_{\text{ISA+DS}}.cpu$ and a configuration of user processes ups , and (vi) C0 and ISA preconditions are satisfied, then there exists a number of steps T whose execution brings ISA with deices into a configuration $c'_{\text{ISA+DS}}$ and a C0 configuration c'_{C0} , such that (i) devices non-interference holds, (ii) the hard disk properties are preserved, (iii) the C0 configuration c'_{C0} is simulated by the ISA configuration $c'_{\text{ISA+DS}}.cpu$, (iv) the $\mathcal{B}$ relation is preserved, (v) value of the variable SR remains unchanged, and (vi) the postconditions on the ISA and C0 levels hold:

$$\begin{aligned}
& abs\text{-}kernel\text{-}props(\pi_{\text{AK}}) \\
\wedge \quad & seq\checkmark(seq, c_{\text{ISA+DS}}.devs) \\
\wedge \quad & is\text{-}HD\checkmark(c_{\text{ISA+DS}}.devs) \\
\wedge \quad & C0\text{-}sim\text{-}isa(te_{\text{CK}}(\pi_{\text{AK}}), ft_{\text{CK}}(\pi_{\text{AK}}), c_{\text{C0}}, c_{\text{ISA+DS}}.cpu) \\
\wedge \quad & \mathcal{B}(ups, c_{\text{ISA+DS}}) \\
\wedge \quad & c_{\text{ISA+DS}}.cpu \in C_{\text{ISA}}^4 \\
\wedge \quad & c_{\text{C0}} \in C_{\text{C0}}^4 \\
\longrightarrow \quad & \exists T, c'_{\text{ISA+DS}}, c'_{\text{C0}} : \\
& \quad \delta_{\text{ISA+DS}}^T(c_{\text{ISA+DS}}, seq) = c'_{\text{ISA+DS}} \\
\wedge \quad & non\text{-}interf\text{-}dev(c_{\text{ISA+DS}}.devs, c'_{\text{ISA+DS}}.devs, seq, T) \\
\wedge \quad & is\text{-}HD\checkmark(c'_{\text{ISA+DS}}.devs) \\
\wedge \quad & C0\text{-}sim\text{-}isa(te_{\text{CK}}(\pi_{\text{AK}}), ft_{\text{CK}}(\pi_{\text{AK}}), c'_{\text{C0}}, c'_{\text{ISA+DS}}.cpu) \\
\wedge \quad & \mathcal{B}(ups, c'_{\text{ISA+DS}}) \\
\wedge \quad & val_{sr}(c'_{\text{ISA+DS}}) = val_{sr}(c_{\text{ISA+DS}}) \\
\wedge \quad & c'_{\text{ISA+DS}}.cpu \in C_{\text{ISA}}^5 \\
\wedge \quad & c'_{\text{C0}} \in C_{\text{C0}}^5.
\end{aligned}$$

Isabelle: `cvm/Reset/dispatcher_reset.dispatcher_reset_isa.correct`

Overall Correctness of the Case *Reset*

Putting together correctness statements of five individual parts together we obtain an overall correctness claim of the kernel initialization in case of reset. In the formulation of the overall lemma we will use the implementation invariant of the concrete kernel $impl\text{-}inv_{\text{kernel}}$ (cf. Section 7.1.6) which contains all properties of the ISA postcondition c_{ISA}^5 and a part of the properties from the C0 postcondition c_{C0}^5 . We define a final C0 postcondition $resetPOST(c_{\text{C0}})$ for the case *reset* which comprises those properties which are not covered by $impl\text{-}inv_{\text{kernel}}$:

$$\begin{aligned} resetPOST(c_{\text{C0}}) &\stackrel{\text{def}}{=} \text{left-stmt}(c_{\text{C0}}.prog) = sCall(\text{cup}, \text{dispatcher_kernel}, \\ &\quad [\text{var}(\text{dispatcher_eca}), \text{var}(\text{dispatcher_edata})]) \\ &\wedge \quad \parallel \text{gvar}_{\text{lm}}(1, \text{dispatcher_eca}) \parallel = \text{nat}(1) \\ &\wedge \quad \parallel \text{gvar}_{\text{lm}}(1, \text{dispatcher_edata}) \parallel = \text{nat}(0) \\ &\wedge \quad |c_{\text{C0}}.mem.lm| = 2. \end{aligned}$$

The overall correctness theorem of the case is stated below.

Theorem 9.10 (Correctness of the case *reset*) Assume that (i) the properties of the abstract kernel hold for π_{AK} , (ii) the execution sequence seq is well-formed, (iii) the hard disk validity properties hold, and (iv) the processor configuration $c_{\text{ISA+DS}}.cpu$ of the ISA with device is in initial state, then there exists a number of steps T whose execution brings ISA with deices into a configuration $c'_{\text{ISA+DS}}$ and a C0 configuration c'_{C0} , such that (i) the devices other than the hard disk do not interfere with the processor, (ii) the hard disk properties are preserved, (iii) the implementation invariant of the concrete kernel holds, (iv) the $\mathcal{B}$ relation holds, (v) the value of the variable SR is 8254, (vi) all global variables of the abstract kernel store the corresponding initial values, and (vii) the C0 postcondition for the case *reset* hold:

$$\begin{aligned} &abs\text{-}kernel\text{-}props(\pi_{\text{AK}}) \\ &\wedge \quad seq\checkmark(seq, c_{\text{ISA+DS}}.devs) \\ &\wedge \quad is\text{-}HD\checkmark(c_{\text{ISA+DS}}.devs) \\ &\wedge \quad is\text{-}init\text{-}isa(\pi_{\text{AK}}, c_{\text{ISA+DS}}.cpu) \\ \longrightarrow &\exists T, c'_{\text{ISA+DS}}, c'_{\text{C0}} : \\ &\quad \delta_{\text{ISA+DS}}^T(c_{\text{ISA+DS}}, seq) = c'_{\text{ISA+DS}} \\ &\wedge \quad non\text{-}interf\text{-}dev'(c_{\text{ISA+DS}}.devs, c'_{\text{ISA+DS}}.devs, seq, T) \\ &\wedge \quad is\text{-}HD\checkmark(c'_{\text{ISA+DS}}.devs) \\ &\wedge \quad impl\text{-}inv_{\text{kernel}}(\pi_{\text{AK}}, c'_{\text{C0}}, c'_{\text{ISA+DS}}.cpu) \\ &\wedge \quad \mathcal{B}(\lambda pid : ups_{\text{init}}(pid), c'_{\text{ISA+DS}}) \\ &\wedge \quad val_{sr}(c'_{\text{ISA+DS}}) = 8254 \\ &\wedge \quad \forall s \in \pi_{\text{AK}}.gst : \\ &\quad \quad reval(te_{\text{CK}}(\pi_{\text{AK}}), c'_{\text{C0}}.mem, \text{gvar}_{\text{gm}}(s.vn)) = init_{\text{val}}(s.ty) \\ &\wedge \quad resetPOST(c'_{\text{C0}}). \end{aligned}$$

Isabelle: `cvm/Reset/reset.correct.reset.correct`




Figure 9.3: Verification diagram of the case save.

9.2.3 Correctness of the Case Save

The kernel start in the case save corresponds to a kernel invocation due to an interrupt occurred during a user run. The context of the interrupted user process has to be saved in kernel data structures. We can also start the kernel in case of a device interrupt during the kernel waiting for interrupts case. In this case the register saving is superfluous, but the kernel is not designed to distinguish these two cases. The following parts of the function `init_()` belong to the case save: initialization or restore of global, local, and heap pointers, saving of register values into the process control blocks, copying values of registers needed for interrupt handling into local variables, and the call of the function `dispatcher()`. As for the latter, the following parts of `dispatcher()` are covered by the case: a call of the page-fault handler function `pfh_touch_addr()` which returns the constant `MM_INVALID_ADDRESS` as a result and the further code until the call to `dispatcher_kernel()`. As the result of the page-fault handler indicates, we consider the case that no page faults occur due to an invalid or write-protected access, but rather some other interrupts including a page table length exception. We consider the case when page faults occur later in Section 9.2.5 after we discuss correctness of the case *restore*.

Figure 9.3 sketches the verification process of process-context saving. The main differences from the case *reset* are as follows:

- we do not explicitly create any assembly or C0 configurations, but rather reconstruct them from the weak relations ($C0\text{-}sim\text{-}isa_{\text{weak}}$, $structure_{GM}^{\text{ck}}$, and $structure_{HM}^{\text{ck}}$) which hold before the interrupt occurs, and
- we do not get the relation $\mathcal{B}$ for free exploiting the correctness of the page-fault handler initialization code, but rather prove it ourselves. Note that the $\mathcal{B}$ relation does not hold for the ISA configuration c_{ISA}^0 .

Moreover, not only does the $\mathcal{B}$ relation not hold for the configuration c_{ISA}^0 , but also neither user implementation invariants $\text{impl-inv}_{\text{user}}$ nor kernel implementation invariants $\text{impl-inv}_{\text{kernel}}$. This is because the ISA execution mode is already changed to system mode, however, the program counters point outside the kernel code, global, local, and heap pointers are not appropriately assigned, and the local stack and the program rest are invalid. In order to resolve this complication we define below a *mixed implementation invariant* which collects all properties that hold at this point. The properties are: (i) the ISA code invariant, (ii) the zero-filled page condition, (iii) a requirement for the ISA machine to run in system mode, (iv) the weak validity of the C0 configuration, (v) the invariants over the concrete kernel global and heap memory structure, (vi) the page-fault handler invariant, and (vii) the weak C0-ISA simulation relation:

$$\begin{aligned}
\text{is-impl-inv}_{\text{mix}}(\pi_{\text{AK}}, c_{\text{C0}}, c_{\text{ISA}}) &\stackrel{\text{def}}{=} \text{isa}\sqrt{(c_{\text{ISA}})} \\
&\wedge \text{code-inv}(\pi_{\text{AK}}, c_{\text{ISA}}) \\
&\wedge \text{zfp-cond}(c_{\text{ISA}}) \\
&\wedge \text{is-sys-exec}_{\text{ISA}}(c_{\text{ISA}}) \\
&\wedge c_{\text{C0}} \in \text{C0}_{\text{weak}}\sqrt{(te_{\text{CK}}(\pi_{\text{AK}}), ft_{\text{CK}}(\pi_{\text{AK}}))} \\
&\wedge \text{structure}_{\text{GM}}^{\text{ck}}(\pi_{\text{AK}}, c_{\text{C0}}) \\
&\wedge \text{structure}_{\text{HM}}^{\text{ck}}(c_{\text{C0}}) \\
&\wedge \exists c_{\text{PFH}} : \text{pfh-inv}(c_{\text{PFH}}, te_{\text{CK}}(\pi_{\text{AK}}), c_{\text{C0}}.\text{mem}) \\
&\wedge \text{C0-sim-isa}_{\text{weak}}(te_{\text{CK}}(\pi_{\text{AK}}), ft_{\text{CK}}(\pi_{\text{AK}}), c_{\text{C0}}, c_{\text{ISA}}).
\end{aligned}$$

As mentioned above, since the mode register of the ISA machine is set to system mode, the $\mathcal{B}$ relation does not hold at this point (cf. the statement of Theorem 9.11). In order to regain it we have to artificially undo the effect of the jump to the interrupt service routine. For this we define the function

$$JISR^{-1} :: C_{\text{ISA+DS}} \mapsto C_{\text{ISA+DS}},$$

$$JISR^{-1}(c_{\text{ISA+DS}}) \stackrel{\text{def}}{=} c'_{\text{ISA+DS}},$$

which returns an updated configuration of the ISA combined system $c'_{\text{ISA+DS}}$ such that:

$$\begin{aligned}
c'_{\text{ISA+DS}}.\text{devs} &= c_{\text{ISA+DS}}.\text{devs}, \\
c'_{\text{ISA+DS}}.\text{cpu.m} &= c_{\text{ISA+DS}}.\text{cpu.m}, \\
c'_{\text{ISA+DS}}.\text{cpu.gpr} &= c_{\text{ISA+DS}}.\text{cpu.gpr}, \\
c'_{\text{ISA+DS}}.\text{cpu.dpc} &= c_{\text{ISA+DS}}.\text{cpu.spr}(\text{edpc}), \\
c'_{\text{ISA+DS}}.\text{cpu.pc} &= c_{\text{ISA+DS}}.\text{cpu.spr}(\text{epc}), \\
c'_{\text{ISA+DS}}.\text{cpu.spr}(r) &= \begin{cases} c_{\text{ISA+DS}}.\text{cpu.spr}(\text{emode}) & \text{if } r = \text{mode} \\ c_{\text{ISA+DS}}.\text{cpu.spr}(\text{esr}) & \text{if } r = \text{sr} \\ c_{\text{ISA+DS}}.\text{cpu.spr}(r) & \text{otherwise} \end{cases}.
\end{aligned}$$

The precondition for the case save is defined on the ISA level. It is denoted as a set of ISA configurations C_{ISA}^0 and is a conjunction of the following facts: (i) the program counters point to the very first address, (ii) if ISA has run in system mode the current process identifier variable corresponds to the kernel (we were in the wait state), otherwise the current process identifier denotes some user and the user implementation

invariant holds, (iii) some interrupt different from the reset signal has occurred and the corresponding bit of the register *eca* is raised, (iv) whenever bits 3 or 4 of the exceptional cause register are raised, which corresponds to a page fault on fetch or load/store, respectively, these signals were caused by a page table length exception. Formally:

$$\begin{aligned}
& \langle c_{\text{ISA}}.dpc \rangle = 0 \\
\wedge \quad & \langle c_{\text{ISA}}.pc \rangle = 4 \\
\wedge \quad & \langle c_{\text{ISA}}.spr(emode) \rangle = 0 \\
& \longrightarrow \quad nat_{\text{vars}}(c_{\text{ISA}}, ad_{cup}) = 0 \\
\wedge \quad & \langle c_{\text{ISA}}.spr(emode) \rangle \neq 0 \\
& \longrightarrow \quad \langle c_{\text{ISA}}.spr(emode) \rangle = 1 \\
& \quad \wedge \quad 0 < nat_{\text{vars}}(c_{\text{ISA}}, ad_{cup}) < 128 \\
& \quad \wedge \quad user-inv(c_{\text{ISA}}, nat_{\text{vars}}(c_{\text{ISA}}, ad_{cup})) \\
\wedge \quad & c_{\text{ISA}}.spr(eca)[0] = 0 \wedge \exists 0 < i < 32 : c_{\text{ISA}}.spr(eca)[i] = 1 \\
\wedge \quad & c_{\text{ISA}}.spr(eca)[3] = 1 \longrightarrow ptl-excp_{\text{ISA}}(c_{\text{ISA}}, c_{\text{ISA}}.spr(edpc)) \\
\wedge \quad & c_{\text{ISA}}.spr(eca)[4] = 1 \longrightarrow ptl-excp_{\text{ISA}}(c_{\text{ISA}}, c_{\text{ISA}}.spr(edata)) \\
\longrightarrow \quad & c_{\text{ISA}} \in C_{\text{ISA}}^0
\end{aligned}$$

We do not discuss intermediate configurations depicted in Figure 9.3, but present below a final postcondition of process-context saving. The postcondition is defined on the C0 level as a set of C0 configurations $C_{\text{C0}}^5(c_{\text{ISA}})$ which is parametrized by the ISA state from the precondition. The terms which constitute the postcondition are (i) there are two local memory frames, (ii) the values of the variables which are supposed to store values of registers *eca*, *edata*, and *edpc* indeed store these values of the ISA machine c_{ISA} , and (iii) the program rest of the C0 machine is appropriately defined:

$$\begin{aligned}
& |c_{\text{C0}}.mem.lm| = 2 \\
\wedge \quad & \ll gvar_{lm}(1, dispatcher_eca) \gg = nat(\langle c_{\text{ISA}}.spr(eca) \rangle) \\
\wedge \quad & \ll gvar_{lm}(1, dispatcher_edata) \gg = nat(\langle c_{\text{ISA}}.spr(edata) \rangle) \\
\wedge \quad & \ll gvar_{lm}(1, dispatcher_edpc) \gg = nat(\langle c_{\text{ISA}}.spr(edpc) \rangle) \\
\wedge \quad & c_{\text{C0}}.prog = prog^5 \\
\longrightarrow \quad & c_{\text{C0}} \in C_{\text{C0}}^5(c_{\text{ISA}}),
\end{aligned}$$

where $prog^5$ is a formally defined body of the function `dispatcher()` starting from line 35 of Listing 9.3.

Now, we state the correctness theorem for process-context saving.

Theorem 9.11 (Correctness of the case save) Assume that (i) the properties of the abstract kernel hold for π_{AK} , (ii) the execution sequence *seq* is well-formed (iii) the hard disk validity properties hold, (iv) the mixed implementation invariant hold, (v) there is sufficient amount of heap memory, (vi) the $\mathcal{B}$ relation hold between the user processes configuration *ups* and and the ISA configuration $c_{\text{ISA}+\text{DS}}$ on which the JISR effect is undone, and (vii) the ISA configuration satisfies the preconditions to the case *save*, then there exists a number of steps *T* whose execution brings ISA with deices into a configuration $c'_{\text{ISA}+\text{DS}}$ and a C0 configuration c'_{C0} , such that (i) the devices other than the hard disk do not interfere with the processor, (ii) the hard disk properties are preserved,

(iii) the implementation invariant of the concrete kernel holds, (iv) the $\mathcal{B}$ relation holds, (v) the value of the variables **SR** and **cup** remain unchanged, (vi) all global and heap variables of the abstract kernel remain unchanged, and (vii) the C0 postcondition for the case *save* hold:

$$\begin{aligned}
& \text{abs-kernel-props}(\pi_{AK}) \\
\wedge & \text{seq}\sqrt{(\text{seq}, c_{ISA+DS}.devs)} \\
\wedge & \text{is-HD}\sqrt{(c_{ISA+DS}.devs)} \\
\wedge & \text{is-impl-inv}_{\text{mix}}(\pi_{AK}, c_{C0}, c_{ISA+DS}.cpu) \\
\wedge & \text{avail}_{\text{heap}}(c_{C0}) \\
\wedge & \mathcal{B}(\text{ups}, JISR^{-1}(c_{ISA+DS})) \\
\wedge & c_{ISA+DS}.cpu \in C_{ISA}^0 \\
\longrightarrow & \exists T, c'_{ISA+DS}, c'_{C0} : \\
& \delta_{ISA+DS}^T(c_{ISA+DS}, \text{seq}) = c'_{ISA+DS} \\
\wedge & \text{non-interf-dev}'(c_{ISA+DS}.devs, c'_{ISA+DS}.devs, \text{seq}, T) \\
\wedge & \text{is-HD}\sqrt{(c'_{ISA+DS}.devs)} \\
\wedge & \text{impl-inv}_{\text{kernel}}(\pi_{AK}, c'_{C0}, c'_{ISA+DS}.cpu) \\
\wedge & \mathcal{B}(\text{ups}, c'_{ISA+DS}) \\
\wedge & \text{val}_{sr}(c'_{ISA+DS}) = \text{val}_{sr}(c_{ISA+DS}) \\
\wedge & \text{val}_{cup}(c'_{ISA+DS}) = \text{val}_{cup}(c_{ISA+DS}) \\
\wedge & \text{abs-kern-unch}_{\text{GM,HM}}(\pi_{AK}, c_{C0}, c'_{C0}) \\
\wedge & c'_{C0} \in C_{C0}^5(c_{ISA+DS}.cpu).
\end{aligned}$$

Isabelle: `cvm/NonReset/nonreset_correct.begin_asm_init.dispatcher_nonreset_isa_correct`

9.2.4 Correctness of the Case *Restore*

Verification of restoring a process-context starts at the point where the abstract kernel ends its execution – in the function `dispatcher()` right after the call to the dispatcher of the abstract kernel. Figure 9.4 sketches the verification process.

The precondition to the case is stated on the C0 level as a set of C0 configurations C_{C0}^0 and is rather simple. We require the size of the local stack to be equal to 2 and the program rest to be equal to the constant `prog`⁰, a formally defined body of the function `dispatcher()` starting from line 38 of Listing 9.3:

$$\begin{aligned}
& |c_{C0}.mem.lm| = 2 \\
\wedge & c_{C0}.prog = \text{prog}^0 \\
\longrightarrow & c_{C0} \in C_{C0}^0.
\end{aligned}$$

We do not define intermediate configuration depicted in Figure 9.3, but rather state the overall correctness theorem for the case. Note, that we do not have special predicates on the C0 level for the overall postcondition because the kernel execution ends.

Theorem 9.12 (Correctness of case *restore*) Assume that (i) the properties of the abstract kernel hold for π_{AK} , (ii) the execution sequence *seq* is well-formed (iii) the hard




Figure 9.4: Verification diagram of the case *restore*.

disk validity properties hold, (iv) the concrete kernel implementation invariant hold, (v) there is sufficient amount of heap memory, (vi) the $\mathcal{B}$ relation holds, and (vii) the C0 configuration satisfies the preconditions to the case *restore*, then there exists a number of steps T whose execution brings ISA with devices into a configuration $c'_{\text{ISA+DS}}$ and a C0 configuration c'_{C0} , such that (i) devices non-interference holds, (ii) the hard disk properties are preserved, (iii) the user implementation invariant holds, (iv) the $\mathcal{B}$ relation holds, (v) the value of the variables SR and cup remain unchanged, and (vi) all global and heap variables of the abstract kernel remain unchanged:

$$\begin{aligned}
& \text{abs-kernel-props}(\pi_{\text{AK}}) \\
& \wedge \text{seq}\sqrt{(\text{seq}, c_{\text{ISA+DS}}.\text{devs})} \\
& \wedge \text{is-HD}\sqrt{(c_{\text{ISA+DS}}.\text{devs})} \\
& \wedge \text{impl-inv}_{\text{kernel}}(\pi_{\text{AK}}, c_{\text{C0}}, c_{\text{ISA+DS}}.\text{cpu}) \\
& \wedge \text{avail}_{\text{heap}}(c_{\text{C0}}) \\
& \wedge \mathcal{B}(\text{ups}, c_{\text{ISA+DS}}) \\
& \wedge c_{\text{C0}} \in C_{\text{C0}}^0 \\
& \longrightarrow \exists T, c'_{\text{ISA+DS}}, c'_{\text{C0}} : \\
& \quad \delta_{\text{ISA+DS}}^T(c_{\text{ISA+DS}}, \text{seq}) = c'_{\text{ISA+DS}} \\
& \quad \wedge \text{non-interf-dev}(c_{\text{ISA+DS}}.\text{devs}, c'_{\text{ISA+DS}}.\text{devs}, \text{seq}, T) \\
& \quad \wedge \text{is-HD}\sqrt{(c'_{\text{ISA+DS}}.\text{devs})} \\
& \quad \wedge \text{impl-inv}_{\text{user}}(\pi_{\text{AK}}, c'_{\text{C0}}, c'_{\text{ISA+DS}}.\text{cpu}, \text{val}_{\text{sr}}(c_{\text{ISA+DS}})) \\
& \quad \wedge \mathcal{B}(\text{ups}, c'_{\text{ISA+DS}}) \\
& \quad \wedge \text{val}_{\text{sr}}(c'_{\text{ISA+DS}}) = \text{val}_{\text{sr}}(c_{\text{ISA+DS}}) \\
& \quad \wedge \text{val}_{\text{cup}}(c'_{\text{ISA+DS}}) = \text{val}_{\text{cup}}(c_{\text{ISA+DS}}) \\
& \quad \wedge \text{abs-kern-unch}_{\text{GM, HM}}(\pi_{\text{AK}}, c_{\text{C0}}, c'_{\text{C0}}).
\end{aligned}$$

Isabelle: `cvm/Restore/restore_correct.Restore_correct`




Figure 9.5: Verification diagram of page fault handling.

As follows from the verification diagram the last part on the *restore* case consisting of a single *rfe* instruction is proven at the ISA level, because only at this level the semantics of *rfe* is defined.

9.2.5 Correctness of Page-Fault Handling

The case considered below is a special case of a CVM-based kernel execution without an invocation of the abstract kernel. Consider Figure 9.5 for a sketch of the verification process for this case. For verification of the function *init_()* and the function *cvm_start()* we re-use proofs of the previous cases defined in this chapter so far. Note that, in the CVM dispatcher we clear the variable *dispatcher_eca* just after each call the the handler *pfh.touch_addr()*. By this we skip all further code and continue directly with restoring the interrupted user process via a call to *cvm_start()*. As we will see later it is not enough to show that the configuration c_{ISA}^7 is free of the page-fault interrupt that has occurred in the state c_{ISA}^0 . In order to guarantee liveness of the system it is necessary to argue that during the next call to the page-fault handler the page that was swapped in this time will be not swapped out.

The page-fault handler implementation respects the mentioned property because of its page-replacement strategy and the fact that there are more than two user physical pages in the system. On the side of specification the handler algorithm is defined over its configuration c_{PFH} . Suppose we want to claim that the page corresponding to a process *pid* and a virtual address *va* will still be in the physical memory after handling of the next page fault. Let us have a look at the page-fault handler algorithm. If the page fault has occurred because the needed page was not in the physical memory, the handler has to load it from the swap memory. In case there is not a single vacant page in the physical memory, which is indicated by an empty free list, some page has to be evicted.

According to our page-replacement strategy a page at the beginning of the active list has to be swapped out. The formula below claims that in the worst case the page associated with the pair (pid, va) will not be evicted, i.e., it is not the first page in the active list. Hence, it will not be swapped out during the next call to the handler:

$$c_{PFH}.free = [] \longrightarrow \left(\begin{array}{c} c_{PFH}.active[0].pid \\ c_{PFH}.active[0].vpx \end{array} \right) \neq \left(\begin{array}{c} pid \\ px(va) \end{array} \right).$$

Now, we need to give this property a meaning on the ISA level. We apply consecutively the simulation relation between the page-fault handler configuration and the C0 configuration, the C0 configuration and the assembly configuration, and finally the assembly configuration and the ISA configuration.

Definition 9.13 (Not a page for eviction) In terms of ISA semantics we define the predicate

$$not_next_victim :: C_{ISA} \times \mathbb{N} \times \mathbb{N} \mapsto \mathbb{B},$$

which holds if the page containing the address va for the process pid will not be swapped out during the next call to the page-fault handler:

$$\begin{aligned} not_next_victim(c_{ISA}, pid, va) &\stackrel{\text{def}}{=} \\ nat_{vars}(c_{ISA}, ad_{freelist}) = 0 &\longrightarrow \\ \left(\begin{array}{c} nat_{vars}(c_{ISA}, nat_{vars}(c_{ISA}, ad_{activelist}) + 0) \\ nat_{vars}(c_{ISA}, nat_{vars}(c_{ISA}, ad_{activelist}) + 4) \end{array} \right) &\neq \left(\begin{array}{c} pid \\ px(va) \end{array} \right). \end{aligned}$$

Isabelle: `cvm/additional/pfh.lemmas.not_next_victim`

Now we can formulate the specification for the case of page-fault handling. Before that, let us introduce one more predicate. It is a page-fault predicate defined on the software level:

$$\begin{aligned} not_valid_or_protected(c_{ISA}, pid, va) &\stackrel{\text{def}}{=} \quad p(get_pte(c_{ISA}, pid, px(va))) = 1 \\ &\vee \quad v(get_pte(c_{ISA}, pid, px(va))) = 0. \end{aligned}$$

It has the meaning that a page-fault takes place if a page corresponding to a process pid and a virtual address va is either protected or does not reside in the main memory.

The precondition to the considered case is formulated on the ISA level as a set of ISA configurations C_{ISA}^0 . The predicate below collect the following facts: (i) the program counters point to the very first address, (ii) the exception mode is user, (iii) the current process identifier corresponds to some user process, (iv) the user invariant holds, (v) a page fault either on fetch or on load/store takes place, and (vi) for both kinds of page

fault no page table length exception occurs. Formally:

$$\begin{aligned}
& \langle c_{\text{ISA}}.dpc \rangle = 0 \\
\wedge & \quad \langle c_{\text{ISA}}.pc \rangle = 4 \\
\wedge & \quad \langle c_{\text{ISA}}.spr(emode) \rangle = 1 \\
\wedge & \quad 0 < nat_{\text{vars}}(c_{\text{ISA}}, ad_{cup}) < 128 \\
\wedge & \quad user_inv(c_{\text{ISA}}, nat_{\text{vars}}(c_{\text{ISA}}, ad_{cup})) \\
\wedge & \quad \forall i \leq 2 : c_{\text{ISA}}.spr(eca)[i] = 0 \wedge \exists i \in \{3, 4\} : c_{\text{ISA}}.spr(eca)[i] = 1 \\
\wedge & \quad c_{\text{ISA}}.spr(eca)[3] = 1 \\
& \longrightarrow \neg ptl_excp_{\text{ISA}}(c_{\text{ISA}}, c_{\text{ISA}}.spr(edpc)) \\
& \quad \wedge \quad not_valid_or_protected(c_{\text{ISA}}, nat_{\text{vars}}(c_{\text{ISA}}, ad_{cup}), \langle c_{\text{ISA}}.spr(edpc) \rangle) \\
\wedge & \quad c_{\text{ISA}}.spr(eca)[4] = 1 \\
& \longrightarrow \neg ptl_excp_{\text{ISA}}(c_{\text{ISA}}, c_{\text{ISA}}.spr(edata)) \\
& \quad \wedge \quad not_valid_or_protected(c_{\text{ISA}}, nat_{\text{vars}}(c_{\text{ISA}}, ad_{cup}), \langle c_{\text{ISA}}.spr(edata) \rangle) \\
\longrightarrow & \quad c_{\text{ISA}} \in C_{\text{ISA}}^0.
\end{aligned}$$

As we deal with two calls of the page-fault handler we apply its correctness theorem twice. Hence, we need to guarantee that the predicate *not-next-victim* holds not only for the process identifier *pid* and the virtual address *va* at which the first page fault takes place, but actually if that predicate holds for any other address of this process then the corresponding page is not swapped out during the kernel execution. This is expressed in the postcondition below.

The postcondition is formulated on the ISA level as a set of ISA configurations $C_{\text{ISA}}^7(c_{\text{ISA}}^0)$. Besides the mentioned property, the postcondition it claims the following: (i) if a page fault on fetch occurred then the page addressed by the counter *edpc* for the current process will not be evicted during the next call to the page-fault handler and this page is loaded to the main memory, and (ii) if a page fault on load/store occurred then the page corresponding to the address stored in the register *edata* and the current process will not be evicted during the next call to the page-fault handler and this page is loaded to the main memory. Formally:

$$\begin{aligned}
& c_{\text{ISA}}^0.spr(eca)[3] = 1 \\
& \longrightarrow not_next_victim(c_{\text{ISA}}, nat_{\text{vars}}(c_{\text{ISA}}, ad_{cup}), \langle c_{\text{ISA}}.spr(edpc) \rangle) \\
& \quad \wedge \quad \neg not_valid_or_protected(c_{\text{ISA}}, nat_{\text{vars}}(c_{\text{ISA}}, ad_{cup}), \langle c_{\text{ISA}}.spr(edpc) \rangle) \\
\wedge & \quad c_{\text{ISA}}^0.spr(eca)[4] = 1 \\
& \longrightarrow not_next_victim(c_{\text{ISA}}, nat_{\text{vars}}(c_{\text{ISA}}, ad_{cup}), \langle c_{\text{ISA}}.spr(edata) \rangle) \\
& \quad \wedge \quad \neg not_valid_or_protected(c_{\text{ISA}}, nat_{\text{vars}}(c_{\text{ISA}}, ad_{cup}), \langle c_{\text{ISA}}.spr(edata) \rangle) \\
\wedge & \quad \forall addr : \\
& \quad px(addr) \leq \langle c_{\text{ISA}}^0.spr(ptl)[19, 0] \rangle \\
& \quad \wedge \quad not_next_victim(c_{\text{ISA}}, nat_{\text{vars}}(c_{\text{ISA}}, ad_{cup}), addr) \\
& \quad \longrightarrow get_pte(c_{\text{ISA}}, nat_{\text{vars}}(c_{\text{ISA}}, ad_{cup}), px(addr)) \\
& \quad \quad = get_pte(c_{\text{ISA}}^0, nat_{\text{vars}}(c_{\text{ISA}}, ad_{cup}), px(addr)) \\
\longrightarrow & \quad c_{\text{ISA}} \in C_{\text{ISA}}^7(c_{\text{ISA}}^0).
\end{aligned}$$

Finally, we state the correctness theorem for the case of page-fault handling.

Theorem 9.14 (Correctness of page-fault handling) Assume that (i) the properties of the abstract kernel hold for π_{AK} , (ii) the execution sequence seq is well-formed (iii) the hard disk validity properties hold, (iv) the mixed implementation invariants hold, (v) there is sufficient amount of heap memory, (vi) the $\mathcal{B}$ relation holds between the configuration of user processes ups and the ISA configuration c_{ISA+DS} on which the effect of JISR is undone, and (vii) the ISA configuration satisfies the preconditions to the case of page-fault handling, then there exists a number of steps T whose execution brings ISA with devices into a configuration c'_{ISA+DS} and a C0 configuration c'_{C0} , such that (i) the devices other than the hard disk do not interfere with the processor, (ii) the hard disk properties are preserved, (iii) the user implementation invariant holds, (iv) the $\mathcal{B}$ relation holds, (v) the value of the variables SR and cup remain unchanged, (vi) all global and heap variables of the abstract kernel remain unchanged, and (vii) the postcondition for the case of page-fault handling holds:

$$\begin{aligned}
& abs\text{-}kernel\text{-}props(\pi_{AK}) \\
\wedge & seq\sqrt{(seq, c_{ISA+DS}.devs)} \\
\wedge & is\text{-}HD\sqrt{(c_{ISA+DS}.devs)} \\
\wedge & is\text{-}impl\text{-}inv_{mix}(\pi_{AK}, c_{C0}, c_{ISA+DS}.cpu) \\
\wedge & avail_{heap}(c_{C0}) \\
\wedge & \mathcal{B}(ups, JISR^{-1}(c_{ISA+DS})) \\
\wedge & c_{ISA+DS}.cpu \in C_{ISA}^0 \\
\longrightarrow & \exists T, c'_{ISA+DS}, c'_{C0}, : \\
& \delta_{ISA+DS}^T(c_{ISA+DS}, seq) = c'_{ISA+DS} \\
\wedge & non\text{-}interf\text{-}dev'(c_{ISA+DS}.devs, c'_{ISA+DS}.devs, seq, T) \\
\wedge & is\text{-}HD\sqrt{(c'_{ISA+DS}.devs)} \\
\wedge & impl\text{-}inv_{user}(\pi_{AK}, c'_{C0}, c'_{ISA+DS}.cpu, val_{sr}(c_{ISA+DS})) \\
\wedge & \mathcal{B}(ups, c'_{ISA+DS}) \\
\wedge & val_{sr}(c'_{ISA+DS}) = val_{sr}(c_{ISA+DS}) \\
\wedge & val_{cup}(c'_{ISA+DS}) = val_{cup}(c_{ISA+DS}) \\
\wedge & abs\text{-}kern\text{-}unch_{GM,HM}(\pi_{AK}, c_{C0}, c'_{C0}) \\
\wedge & c'_{ISA+DS}.cpu \in C_{ISA}^7(c_{ISA+DS}.cpu).
\end{aligned}$$

Isabelle: `cvm/UserStep/user_pfh.correct.init_dispatcher_pfhta_dispatcher_start_isa.correct`

9.3 Primitives

This section elaborates on the verification of the CVM primitives. In the frame of this work three primitives were verified: `cvm_copy()`, `cvm_get_vm_word()`, and `cvm_set_vm_word()`. However, the last two primitives were excluded during a recent redesign of the CVM code from the current code release. Partially because of that, and also due to their simplicity — there no are details in their proofs that do not appear in the proof of `cvm_copy()` — we do not discuss them in this thesis. In the remainder of this chapter we first present the implementation of the CVM primitive for copying data between user processes, and then prove its correctness.

Listing 9.5: Primitive `cvm_copy()`.

```

1 int cvm_copy(unsigned int pid1, unsigned int pid2, unsigned int sa1, unsigned int sa2,
   unsigned int amount)
2 {
3     unsigned int pa1;
4     unsigned int pa2;
5     unsigned int chunk_size;
6     while (amount > 0u)
7     {
8         if ((sa1 & (PAGE_SIZE - 1)) < (sa2 & (PAGE_SIZE - 1))) /* compute the next chunk to copy */
9         {
10             chunk_size = PAGE_SIZE - (sa2 & (PAGE_SIZE - 1));
11         }
12         else
13         {
14             chunk_size = PAGE_SIZE - (sa1 & (PAGE_SIZE - 1));
15         }
16         if (chunk_size > amount) /* ... but not more than requested */
17         {
18             chunk_size = amount;
19         }
20         pa1 = pfh_touch_addr(pid1, sa1, MM_READ, 1u); /* ensure that the source and */
21         if (chunk_size == PAGE_SIZE) /* destination page are both in PM */
22         {
23             pa2 = pfh_touch_addr(pid2, sa2, MM_OVERWRITE, 0u);
24         }
25         else
26         {
27             pa2 = pfh_touch_addr(pid2, sa2, MM_WRITE, 0u);
28         }
29         assembler(
30             loadlocal(r11, pa1);
31             loadlocal(r12, pa2);
32             loadlocal(r13, chunk_size);
33             lw(r3, r11, 0);
34             sw(r3, r12, 0);
35             addi(r11, r11, 4);
36             subi(r13, r13, 4);
37             bnez(r13, -20);
38             addi(r12, r12, 4);
39         );
40         amount = amount - chunk_size;
41         sa1 = sa1 + chunk_size;
42         sa2 = sa2 + chunk_size;
43     }
44     return 0;
45 }

```

9.3.1 Implementation of `cvm_copy()`

The `cvm_copy()` primitive whose source code is presented in Listing 9.5 is designed to copy `amount` bytes from a process `pid1` at address `sa1` to a process `pid2` at address `sa2`.

There are two basic observations which constitute the idea of the implemented algorithm: (i) for each step of the algorithm both pages, from and to which we copy, must be present in the physical memory, and (ii) copying must respect page borders. In order to support these points we declare at lines 3–5 variables `pa1` and `pa2` which will store translated physical addresses between which we will copy, and a variable `chunk_size` which is supposed to store the amount of data which could be copied in a single iteration respecting the page borders.

In a loop (lines 6–43) until `amount` of bytes is processed we compute the size `chunk_size` of a portion to be copied in the current iteration (lines 8–19). Further, at lines 20–28 we ensure that the source and destination pages reside in the physical




Figure 9.6: Verification diagram of `cvm_copy()` primitive.

memory. This is achieved by calling the page-fault handler. At line 20 we invoke it to obtain the source physical address `pa1` and to guarantee that the page storing `pa1` resides in the main memory. Moreover, the last argument in the handler's call is 1, which indicates that this page will survive one additional call to the page-fault handler. At lines 21-28 we obtain in a similar fashion the translated destination address `pa2`. The case distinction on `chunk.size` takes place to profit from an optimization feature of the page-fault handler: in case the whole page will be rewritten we pass an indicator `MM_OVERWRITE` to the handler. The handler then will not swap in data at this page.

Having `chunk.size` computed and both source and destination translated addresses we proceed with the physical copying of data. For this an assembly statement is used (lines 29-39). The assembly portion implements a simple loop of word-by-word copying. Finally at lines 40-42 we decrease the remaining `amount` to be copied by `chunk.size` while increasing addresses `sa1` and `sa2` by the same number.

9.3.2 Correctness of `cvm_copy()`

Figure 9.6 depicts the verification process of the primitive `cvm_copy()`. Note that, the function contains a nested loop, the inner loop of which is coded in assembly. We start the correctness proof from the inner loop, then combine it with the remaining code of the outer loop's body and proceed with the outer loop. The assembly loop is trivial: while verifying it we make induction on the value of register 13 divided by 4. The outer loop copies portions of data of size `chunk.size`. Here, we distinguish two situations: `chunk.size` is equal to the page size or less than it. In case `chunk.size < PAGE_SIZE`, the page-fault handler correctness theorem guarantees that the $\mathcal{B}$ -relation is preserved. In case `chunk.size = PAGE_SIZE`, the page-fault handler preserves the $\mathcal{B}$ -relation for all processes and pages except the current page of the current process. After the execution of the assembly code the desired user process is updated and the $\mathcal{B}$ -relation holds.

Let pid_{from} , pid_{to} , a_{from} , a_{to} and n be the values of the variables `pid1`, `pid2`, `sa1`, `sa2`




Figure 9.7: Computing the ranking function for `cvm_copy()` loop. Case $ma_1 = ma_2$.

and `chunk_size`, correspondingly, after the assembly loop execution:

$$\begin{aligned}
 nat_{\text{vars}}(c_{\text{ISA}}^7, ad_{pid1}) &= pid_{\text{from}}, \\
 nat_{\text{vars}}(c_{\text{ISA}}^7, ad_{pid2}) &= pid_{\text{to}}, \\
 nat_{\text{vars}}(c_{\text{ISA}}^7, ad_{sa1}) &= a_{\text{from}}, \\
 nat_{\text{vars}}(c_{\text{ISA}}^7, ad_{sa2}) &= a_{\text{to}}, \\
 nat_{\text{vars}}(c_{\text{ISA}}^7, ad_{\text{chunk_size}}) &= n.
 \end{aligned}$$

Then the updated process configuration is changed only in the memory component for process pid_{to} :

$$ups'(pid_{\text{to}}).m = mem\text{-}part\text{-}copy(ups(pid_{\text{to}}).m, a_{\text{to}}, ups(pid_{\text{from}}).m, a_{\text{from}}, n).$$

Note that the code contains two consecutive calls of the page-fault handler to obtain two physical addresses `pa1` and `pa2` and to load the corresponding physical pages if necessary. In order to show that the first physical page is not swapped out during the second call we use the same approach as for handling the user page fault: we use the predicate *not-next-victim* (cf. Definition 9.13).

Clearly, we need to show that the memory content of the process pid_{to} is modified in an intended way, and for all other processes nothing is changed. For this we prove the fact that any two different pairs of process identifiers and virtual page indices are mapped to different physical addresses in the ISA machine. Here we use Lemma 7.22 in Starostin's thesis [105] which proves the same on the page-fault handler abstraction level.

As for the outer loop, it is quite tricky to choose the right induction variable. The loop ranking function f depends on the value `amount` of data to be copied as well as the start addresses `sa1` and `sa2` (actually, not on the values of addresses but on their alignments). While working with the physical memory in a single loop iteration we can copy only addresses that fit in the same page for both processes. During the next iteration we load the successor page for one or both processes. In general, for an amount of bytes to be copied n and two numbers ma_1 and ma_2 that are start addresses modulo `PAGE_SIZE`:

$$\begin{aligned}
 ma_1 &= sa_1 \bmod \text{PAGE_SIZE}, \\
 ma_2 &= sa_2 \bmod \text{PAGE_SIZE},
 \end{aligned}$$




Figure 9.8: Computing the ranking function for `cvm_copy()` loop. Case $ma_1 \neq ma_2$.

the following two situations are possible:

Case 1. The addresses are equal modulo the page size (cf. Figure 9.7): $ma_1 = ma_2$. In this case the loop will be executed as many times as the number of different pages that fit in the copied region:

$$\begin{aligned} f &= \lceil ma_1 + n \rceil_{\text{PAGE_SIZE}} \\ &= \lceil ma_2 + n \rceil_{\text{PAGE_SIZE}}. \end{aligned}$$

Case 2. The addresses modulo page size are not equal (cf. Figure 9.8): $ma_1 \neq ma_2$. As depicted in the figure the number of loop iteration is equal to following:

$$f = \lceil ma_1 + n \rceil_{\text{PAGE_SIZE}} + \lceil ma_2 + n \rceil_{\text{PAGE_SIZE}} - 1.$$

We summarize our argument on the ranking function in the definition below.

Definition 9.15 (Ranking function of `cvm_copy()`) For an amount of bytes to be copied n and two start addresses sa_1 and sa_2 the function

$$measure_{\text{copy}} :: \mathbb{N} \times \mathbb{N} \times \mathbb{N} \mapsto \mathbb{N}$$

computes the number of outer loop iterations to be executed in the function `cvm_copy()`:

$$measure_{\text{copy}}(n, sa_1, sa_2) \stackrel{\text{def}}{=} \begin{cases} 0 & \text{if } n = 0 \\ \lceil ma_1 + n \rceil_{\text{PAGE_SIZE}} & \text{if } ma_1 = ma_2, \\ \lceil ma_1 + n \rceil_{\text{PAGE_SIZE}} + \lceil ma_2 + n \rceil_{\text{PAGE_SIZE}} - 1 & \text{otherwise} \end{cases}$$

where $ma_1 = sa_1 \bmod \text{PAGE_SIZE}$ and $ma_2 = sa_2 \bmod \text{PAGE_SIZE}$.

Isabelle: `cvm/cvm_copy/cvm_copy_c0_loop_ind.cvm_copy_measure`

We use the defined ranking function in the following way. Let n , sa_1 , and sa_2 store the following values:

$$\begin{aligned} \text{value}_g(mc, \text{gvar}_{lm}(|mc.lm| - 1, \text{amount})) &= \text{nat}(n), \\ \text{value}_g(mc, \text{gvar}_{lm}(|mc.lm| - 1, \text{sa1})) &= \text{nat}(sa_1), \\ \text{value}_g(mc, \text{gvar}_{lm}(|mc.lm| - 1, \text{sa2})) &= \text{nat}(sa_2). \end{aligned}$$

Then the total number of the outer loop iterations is equal to

$$\text{measure}_{\text{copy}}(n, sa_1, sa_2).$$

Now, our goal is to justify correctness of our choice for the ranking function. We will prove that the value of this function decreases with each loop iteration. Recall that during a single iteration the amount to be copied is decremented by `chunk.size` while the start address for copying are incremented by the same value. Formally the size of the chunk is computed as follows:

$$\begin{aligned} \text{chunk_size} = \min(\text{PAGE_SIZE} - \max(sa_1 \bmod \text{PAGE_SIZE}, \\ sa_2 \bmod \text{PAGE_SIZE}), \\ n). \end{aligned}$$

The following lemma shows that the chosen ranking function strictly decreases.

Lemma 9.16 (Correctness of ranking function for `cvm_copy()`) Let us denote $sa_1 \bmod \text{PAGE_SIZE}$ by ma_1 , and $sa_2 \bmod \text{PAGE_SIZE}$ by ma_2 . Then

$$\begin{aligned} &\text{measure}_{\text{copy}}(n - \min(\text{PAGE_SIZE} - \max(ma_1, ma_2), n), \\ &\quad sa_1 + \min(\text{PAGE_SIZE} - \max(ma_1, ma_2), n), \\ &\quad sa_2 + \min(\text{PAGE_SIZE} - \max(ma_1, ma_2), n)) \\ &= \text{measure}_{\text{copy}}(n, sa_1, sa_2) - 1. \end{aligned}$$

Isabelle: `cvm/cvm_copy/cvm_copy_c0_loop_ind.cvm_copy_measure_mono`

Proof. We make a case distinction on the fact whether a page border is crossed.

Case 1. $n + \max(ma_1, ma_2) \leq \text{PAGE_SIZE}$.

$$\begin{aligned} &\text{measure}_{\text{copy}}(n - \min(\text{PAGE_SIZE} - \max(ma_1, ma_2), n), \\ &\quad sa_1 + \min(\text{PAGE_SIZE} - \max(ma_1, ma_2), n), \\ &\quad sa_2 + \min(\text{PAGE_SIZE} - \max(ma_1, ma_2), n)) \\ &= \text{measure}_{\text{copy}}(n - n, sa_1 + n, sa_2 + n) \\ &= 0 \\ &= \text{measure}_{\text{copy}}(n, sa_1, sa_2) - 1. \end{aligned}$$

Case 2. $n + \max(ma_1, ma_2) > \text{PAGE_SIZE}$

Case 2.1. $ma_1 = ma_2$

$$\begin{aligned}
& \text{measure}_{\text{copy}}(n - \min(\text{PAGE_SIZE} - \max(ma_1, ma_2), n), \\
& \quad sa_1 + \min(\text{PAGE_SIZE} - \max(ma_1, ma_2), n), \\
& \quad sa_2 + \min(\text{PAGE_SIZE} - \max(ma_1, ma_2), n)) \\
= & \text{measure}_{\text{copy}}(n - (\text{PAGE_SIZE} - ma_1), \\
& \quad sa_1 + (\text{PAGE_SIZE} - ma_1), \\
& \quad sa_2 + (\text{PAGE_SIZE} - ma_1)) \\
= & \lceil (sa_1 + (\text{PAGE_SIZE} - ma_1)) \bmod \text{PAGE_SIZE} \\
& \quad + n - (\text{PAGE_SIZE} - ma_1) \rceil_{\text{PAGE_SIZE}} \\
= & \lceil n - (\text{PAGE_SIZE} - ma_1) \rceil_{\text{PAGE_SIZE}} \\
= & \lceil ma_1 + n \rceil_{\text{PAGE_SIZE}} - 1 \\
= & \text{measure}_{\text{copy}}(n, sa_1, sa_2) - 1
\end{aligned}$$

Case 2.2. $ma_1 > ma_2$

$$\begin{aligned}
& \text{measure}_{\text{copy}}(n - \min(\text{PAGE_SIZE} - \max(ma_1, ma_2), n), \\
& \quad sa_1 + \min(\text{PAGE_SIZE} - \max(ma_1, ma_2), n), \\
& \quad sa_2 + \min(\text{PAGE_SIZE} - \max(ma_1, ma_2), n)) \\
= & \text{measure}_{\text{copy}}(n - (\text{PAGE_SIZE} - ma_1), \\
& \quad sa_1 + (\text{PAGE_SIZE} - ma_1), \\
& \quad sa_2 + (\text{PAGE_SIZE} - ma_1)) \\
= & \lceil (sa_1 + (\text{PAGE_SIZE} - ma_1)) \bmod \text{PAGE_SIZE} \\
& \quad + (n - (\text{PAGE_SIZE} - ma_1)) \rceil_{\text{PAGE_SIZE}} \\
& + \lceil (sa_2 + (\text{PAGE_SIZE} - ma_1)) \bmod \text{PAGE_SIZE} \\
& \quad + (n - (\text{PAGE_SIZE} - ma_1)) \rceil_{\text{PAGE_SIZE}} \\
& - 1 \\
= & \lceil (n - (\text{PAGE_SIZE} - ma_1)) \rceil_{\text{PAGE_SIZE}} \\
& + \lceil ma_2 + (\text{PAGE_SIZE} - ma_1) + (n - (\text{PAGE_SIZE} - ma_1)) \rceil_{\text{PAGE_SIZE}} \\
& - 1 \\
= & \lceil ma_1 + n \rceil_{\text{PAGE_SIZE}} + \lceil ma_2 + n \rceil_{\text{PAGE_SIZE}} - 1 - 1 \\
= & \text{measure}_{\text{copy}}(n, sa_1, sa_2) - 1
\end{aligned}$$

□

The lemma above is used to conclude that the primitive `cvm_copy()` terminates. It remains to show its functional correctness.

Let us agree on the following notation. For a C0 expression e and a value v we will write

$$\| e \|_{te, mc} = v$$

to denote that the expression is initialized with respect to a type environment te and a memory configuration mc and has the value of v :

$$\begin{aligned}
& \text{is-initialized}(te, mc, e) \\
\wedge \quad & \text{reval}(te, mc, e) = \lfloor v \rfloor.
\end{aligned}$$

The precondition to the primitive `cvm_copy()` is formulated as a set of C0 configurations

$$C_{C0}^0(pid_1^0, pid_2^0, sa_1^0, sa_2^0, amount^0),$$

where parameters denote the initial values of the primitive's parameters. The precondition requires the following statements to be satisfied: (i) there is sufficient amount of heap memory to execute the primitive, (ii) the local memory stack is appropriately bounded, (iii) the statement in the program rest to be executed next is a call to the primitive with a corresponding list of parameters, (iv) there is a variable on the local stack where the result of the call will be stored, (v) the parameters passed to the primitive are correctly typed, and (vi) whenever we call the primitive to copy some positive amount of data the following must be satisfied: we intend to copy between different user processes, the amount to be copied as well as start addresses are word-aligned, and both processes have enough virtual memory to perform the copying. Formally:

$$\begin{aligned} & avail_{\text{heap}}(c_{C0}) \\ \wedge & \quad asize_{\text{st}}(sc(c_{C0}.mem).lst) + 184 \leq \text{ABASE}_{\text{hm}} - \text{ABASE}_{\text{lm}} \\ \wedge & \quad stmt(c_{C0}) = sCall(vn, cvm_copy, params) \\ \wedge & \quad vn \in vns(lst_{\text{top}}(c_{C0}.mem)) \\ \wedge & \quad \forall i < 5 : \parallel params[i] \parallel = nat([pid_1^0, pid_2^0, sa_1^0, sa_2^0, amount^0][i]) \\ \wedge & \quad amount^0 \neq 0 \\ \longrightarrow & \quad pid_1^0 \neq pid_2^0 \wedge 0 < pid_1^0 < 128 \wedge 0 < pid_2^0 < 128 \\ & \quad \wedge amount^0 \bmod 4 = 0 \wedge sa_1^0 \bmod 4 = 0 \wedge sa_2^0 \bmod 4 = 0 \\ & \quad \wedge sa_1^0 + amount^0 - 1 < (ptl_1 + 1) * \text{PAGE_SIZE} \\ & \quad \wedge sa_2^0 + amount^0 - 1 < (ptl_2 + 1) * \text{PAGE_SIZE} \\ \longrightarrow & \quad c_{C0} \in C_{C0}^0(pid_1^0, pid_2^0, sa_1^0, sa_2^0, amount^0). \end{aligned}$$

Above ptl_1 and ptl_2 correspond to the page table lengths of respective processes. They are defined as follows. Let $gvar_ptl(pid)$ be a C0 variable which stores the page table length value of the process pid , i.e., `pcb[pid].exception_frame[PTLEF]`:

$$\begin{aligned} gvar_ptl(pid) = & \\ & gvar_{\text{arr}}(gvar_{\text{str}}(gvar_{\text{arr}}(gvar_{\text{gm}}(\text{pcb}), pid), \text{exception_frame}), PTL_{\text{EF}}). \end{aligned}$$

Then ptl_1 and ptl_2 are the values of this variable for process identifiers pid_1 and pid_2 :

$$\begin{aligned} value_g(c_{C0}.mem, gvar_ptl(pid_1)) &= int(ptl_1), \\ value_g(c_{C0}.mem, gvar_ptl(pid_2)) &= int(ptl_2). \end{aligned}$$

Restrictions over the local stack follow from the fact that we need to have enough space to call the primitive `cvm_copy()` and its subcalls to `pfh_touch_addr()` as well as subroutines of the page-fault handler. We estimate that for the worst execution scenario the page-fault handler function needs 136 bytes:

$$(ft_{\text{CK}}(\pi_{\text{AK}}), \text{pfh_touch_addr}, 136) \in SE.$$

Hence, the estimation for the local memory stack size is as follows:

$$asize_{\text{st}}(st_{\text{fun}}(cvm_copy_proc)) + 136 = 184.$$

According to the CVM model effects of primitives are specified within the CVM transition function. So, we have already defined the semantics of the primitive `cvm_copy()` as a function

$$exec_{cvm_copy}(c_{CVM}, pid_1, pid_2, sa_1, sa_2, amount)$$

in Section 5.4. Let us denote by

$$copy(ups, pid_1, pid_2, sa_1, sa_2, amount),$$

the part of this function, which takes and returns only the user processes configuration. Thus, for the postcondition it remains only to claim the C0 call of the primitive is correctly processes and the crucial memory invariants hold. The postcondition is formulated as a set of C0 configurations C_{C0}^9 :

$$\begin{aligned} & is-C0mem-inv(te_{CK}(\pi_{AK}), c_{C0}^0.mem, c_{C0}.mem, [], vn, int(0)) \\ \wedge \quad & c_{C0}.cProg = rem-1st-stmt(c_{C0}^0.cProg) \\ \longrightarrow \quad & c_{C0} \in C_{C0}^9. \end{aligned}$$

Finally, we state the correctness theorem of the primitive.

Theorem 9.17 (Correctness of `cvm_copy()`) Assume that (i) the properties of the abstract kernel hold for π_{AK} , (ii) the execution sequence seq is well-formed (iii) the hard disk validity properties hold, (iv) the kernel implementation invariants hold, (v) the $\mathcal{B}$ -relation holds, and (vi) the C0 configuration satisfies the preconditions to the primitive `cvm_copy()`, then there exists a number of steps T whose execution brings ISA with deices into a configuration c'_{ISA+DS} and a C0 configuration c'_{C0} , such that (i) the devices other than the hard disk do not interfere with the processor, (ii) the hard disk properties are preserved, (iii) the kernel implementation invariants are preserved, (iv) the $\mathcal{B}$ -relation holds between the user process configuration on which the semantics of the primitive is applied and the updated ISA configuration, (v) the value of the variable `SR` remain unchanged, (vi) all global and heap variables of the abstract kernel remain unchanged, and (vii) the postcondition of the primitive holds:

$$\begin{aligned} & abs-kernel-props(\pi_{AK}) \\ \wedge \quad & seq\sqrt{}/(seq, c_{ISA+DS}.devs) \\ \wedge \quad & is-HD\sqrt{}/(c_{ISA+DS}.devs) \\ \wedge \quad & impl-inv_{kernel}(\pi_{AK}, c_{C0}, c_{ISA+DS}.cpu) \\ \wedge \quad & \mathcal{B}(ups, c_{ISA+DS}) \\ \wedge \quad & c_{C0} \in C_{C0}^0(pid_1^0, pid_2^0, sa_1^0, sa_2^0, amount^0) \\ \longrightarrow \quad & \exists T, c'_{ISA+DS}, c'_{C0} : \\ & \delta_{ISA+DS}^T(c_{ISA+DS}, seq) = c'_{ISA+DS} \\ \wedge \quad & non-interf-dev'(c_{ISA+DS}.devs, c'_{ISA+DS}.devs, seq, T) \\ \wedge \quad & is-HD\sqrt{}/(c'_{ISA+DS}.devs) \\ \wedge \quad & impl-inv_{kernel}(\pi_{AK}, c'_{C0}, c'_{ISA+DS}.cpu) \\ \wedge \quad & \mathcal{B}(copy(ups, pid_1^0, pid_2^0, sa_1^0, sa_2^0, amount^0), c'_{ISA+DS}) \\ \wedge \quad & val_{sr}(c'_{ISA+DS}) = val_{sr}(c_{ISA+DS}) \\ \wedge \quad & abs-kern-unch_{GM, HM}(\pi_{AK}, c_{C0}, c'_{C0}) \\ \wedge \quad & c'_{C0} \in C_{C0}^9. \end{aligned}$$

Isabelle: `cvm/cvm_copy/cvm_copy.correct.cvm_copy_isa.correct`

Verifying User Steps

In this chapter we present the last part of the CVM correctness proof accomplished in the frame of this thesis. In the previous chapter we discussed significant parts of the kernel's code verification. Besides correctness proofs of the abstract kernel step and device-communicating primitives it remains to show correctness of user computations for a complete correctness proof of the CVM model.

As described in Chapter 5 user processes are modeled as virtual assembly machines in the CVM model. This means that user processes have an illusion of their own, large, and isolated memory. Memory virtualization is transparent to user processes: within the CVM model page faults that might occur during a user step are handled silently by the low-level kernel functionality such that user can continue its run. During a single user step up to two page faults might occur: a page fault on fetch (which we also call an instruction page fault), and a page fault on load/store (to which we also refer as a data page fault). The second page fault could take place if we execute a memory operation. Our page fault is designed in a way that it guarantees that no more than two page faults occur while processing a single instruction. The following five situations are possible regarding page faults:

1. there are no page faults,
2. there is only an instruction page fault,
3. there is only a data page fault,
4. there is an instruction page fault followed by a data page fault, and
5. there is a data page fault followed by an instruction page fault.

Diagram 10.1 depicts all these cases.

Note, that on the hardware side a page fault is raised also in case of a page table length exception. This exception is not handled silently by the page-fault handler of CVM, but rather treated as a normal interrupt which triggers an execution of the abstract kernel. We distinguish two kinds of PTL exceptions: instruction and data. An instruction page table length exception takes place when the page index of the delayed




Figure 10.1: Verification diagram of user page fault handling.

program counter dpc exceeds the amount of process's virtual memory, i.e., the value stored in the page table length register:

$$iptle(c_{ISA}) \stackrel{\text{def}}{=} \langle c_{ISA}.dpc[31, 12] \rangle > \langle c_{ISA}.spr(ptl)[19, 0] \rangle.$$

A data page table length exception occurs when the page index of the effective address of a memory access points outside the virtual memory of the process, i.e., it is greater than the value stored in the page table length register:

$$dptle(c_{ISA}) \stackrel{\text{def}}{=} \langle ea(c_{ISA})[31, 12] \rangle > \langle c_{ISA}.spr(ptl)[19, 0] \rangle$$

In Figure 10.1 configurations c_{ISA}^0 , c_{ISA}^1 , c_{ISA}^2 , and c_{ISA}^3 are mapped to a single user process state at which the user attempts to make a step. In state c_{ISA}^1 it is guaranteed that there is no instruction page fault (except for an instruction PTL exception $iptle$). In state c_{ISA}^2 it is guaranteed that there is no data page fault (except for a data PTL exception $dptle$). In case there was an instruction page fault we also can state its absence at this point. However, if there was no instruction page fault, then one could happen during the handling of the data page fault, which will be signaled in the next step. Hence, generally we could not claim anything about the instruction page fault. Only in state c_{ISA}^3 it is guaranteed that there are no instruction and data page faults.

Let us express this scenario as a formal lemma. One important fact has to be kept in mind: at the end we reach an ISA configuration such that the next step will be preformed by the processor. We need it in order to accumulate all the devices steps before the user step and after, and then later on map them to the layer of the CVM model.

Lemma 10.1 (Handling of user page faults) Assume that for an ISA configuration c_{ISA+DS}^0 (i) the properties of the abstract kernel hold for π_{AK} , (ii) the execution sequence seq is well-formed, (iii) the hard disk validity properties hold, (iv) the user implementation invariants hold, (v) the $\mathcal{B}$ -relation holds, and (vi) there is a sufficient amount of heap memory, then there exists a number of steps T whose execution brings ISA with devices into a configuration c_{ISA+DS}^3 and a C0 configuration c'_{C0} , such that (i) the devices other than the hard disk do not interfere with the processor, (ii) the hard disk properties are preserved, (iii) the user implementation invariants are preserved, (iv) the $\mathcal{B}$ -relation is preserved, (v) the value of the variable SR remain unchanged, (vi) it is a processor's turn to make a step, and (vii) page fault predicates may hold for the configuration c_{ISA+DS}^3

only because of a PTL exception:

$$\begin{aligned}
& \text{abs-kernel-props}(\pi_{AK}) \\
\wedge & \text{seq}\sqrt{(\text{seq}, c_{ISA+DS}^0 \cdot \text{devs})} \\
\wedge & \text{is-HD}\sqrt{(c_{ISA+DS}^0 \cdot \text{devs})} \\
\wedge & \text{impl-inv}_{\text{user}}(\pi_{AK}, c_{C0}, c_{ISA+DS}^0 \cdot \text{cpu}, \text{pid}) \\
\wedge & \mathcal{B}(\text{ups}, c_{ISA+DS}^0) \\
\wedge & \text{avail}_{\text{heap}}(c_{C0}) \\
\longrightarrow & \exists T, c_{ISA+DS}^3, c'_{C0} : \\
& \delta_{ISA+DS}^T(c_{ISA+DS}^0, \text{seq}) = c_{ISA+DS}^3 \\
\wedge & \text{non-interf-dev}'(c_{ISA+DS}^0 \cdot \text{devs}, c_{ISA+DS}^3 \cdot \text{devs}, \text{seq}, T) \\
\wedge & \text{is-HD}\sqrt{(c_{ISA+DS}^3 \cdot \text{devs})} \\
\wedge & \text{impl-inv}_{\text{user}}(\pi_{AK}, c'_{C0}, c_{ISA+DS}^3 \cdot \text{cpu}, \text{pid}) \\
\wedge & \mathcal{B}(\text{ups}, c_{ISA+DS}^3) \\
\wedge & \text{val}_{sr}(c_{ISA+DS}^3) = \text{val}_{sr}(c_{ISA+DS}^0) \\
\wedge & \text{abs-kern-unch}_{GM, HM}(\pi_{AK}, c_{C0}, c'_{C0}) \\
\wedge & \text{seq}(T) = \text{Proc} \\
\wedge & \text{is-pff}(c_{ISA+DS}^3 \cdot \text{cpu}) \longrightarrow \text{iptle}(c_{ISA+DS}^3 \cdot \text{cpu}) \\
\wedge & \text{is-pfls}(c_{ISA+DS}^3 \cdot \text{cpu}) \longrightarrow \text{dptle}(c_{ISA+DS}^3 \cdot \text{cpu}).
\end{aligned}$$

Isabelle: `cvm/UserStep/ipf_dpfc.correct.pf.correct_isa'`

Proof. Essentially, the proof boils down to a triple application of Theorem 9.14 which concludes crucial properties of page-fault handling like not evicting the most recently swapped in page. If an instruction page fault takes place we apply the theorem and get the corresponding page loaded (in the case that no page table length exception occurs):

$$\text{is-pff}(c_{ISA}^1) \longrightarrow \text{iptle}(c_{ISA}^1).$$

Note, that handling of a page fault does not change the program counter and page table length values, so $\text{iptle}(c_{ISA}^i)$ will be the same for all configurations $i \in \{0..3\}$. The property that the page addressed by the program counter survives the next page fault handling, as well as the conjunct about *not next victim* addresses are ignored. For the following data page fault the same theorem will be applied and we get:

$$\text{is-pfls}(c_{ISA}^2) \longrightarrow \text{dptle}(c_{ISA}^2).$$

As mentioned above, we lose information about the handled instruction page fault. Thus, again ignore this conjunct, but keep in mind that

$$\text{not-next-victim}(c_{ISA}, \text{pid}, \text{ea}(c_{ISA}^2)).$$

After the third application of the theorem we regain the absence of the instruction page fault and for the effective address we can conclude that the page is still in the physical memory. After that we execute the combined VAMP ISA machine up to the next sequence element which corresponds to the processor. $\square$

The configuration c_{ISA+DS}^3 is free of page faults. Hence, we can execute the step which corresponds to the user step in the CVM specification. The three following cases are possible:




Figure 10.2: Verification diagram of a user step under assumption of page faults absence.

- no interrupts occur during the user step and the processor remains in the user mode,
- during the user step one of the devices generates an interrupt signal or the user performs the trap instruction or an arithmetic instruction with an overflow; in this case the user instruction is executed and is followed by a switch to the kernel in order to handle the interrupt with the highest level of priority,
- during an attempt to perform a step the instruction could not be executed because of a misalignment, page table length exception or an illegal interrupt; only the switch to the kernel is taken.

These three cases are reflected at Figure 10.2.

Next, we formally define predicates for the mentioned two groups of interrupts. The first group are the interrupts which abort the user execution:

$$\begin{aligned}
 is-abort-intrs(c_{ISA}) &\stackrel{\text{def}}{=} is-ill(c_{ISA}) \\
 &\vee is-mal(c_{ISA}) \\
 &\vee iptle(c_{ISA}) \\
 &\vee is-iw-mem(c_{ISA}) \wedge dptle(c_{ISA}).
 \end{aligned}$$

The second group of interrupts allows to execute the interrupted instruction:

$$\begin{aligned}
 is-progress-intrs(c_{ISA+DS}) &\stackrel{\text{def}}{=} is-trap(c_{ISA+DS}.cpu) \\
 &\vee c_{ISA+DS}.cpu.spr(sr)[6] = 1 \\
 &\wedge is-ovf(c_{ISA+DS}.cpu) \\
 &\vee \exists i < 8 : \\
 &\quad c_{ISA+DS}.cpu.spr(sr)[11+i] = 1 \\
 &\quad \wedge intr-dev-bv(c_{ISA+DS}.devs)[i] = 1
 \end{aligned}$$

Note that, overflows and external interrupts are maskable and, therefore, they are checked together with the corresponding bit masks. Further, we introduce three separate lemmas for each case.

Lemma 10.2 (Correctness of a user step without interrupts) Assume that for an ISA configuration $c_{\text{ISA+DS}}^3$ (i) the properties of the abstract kernel hold for π_{AK} , (ii) the hard disk validity properties hold, (iii) the user implementation invariants hold, (iv) the $\mathcal{B}$ -relation holds, (v) there is a sufficient amount of heap memory, (vi) according to the execution sequence seq the next step is to be taken by the processor, (vii) there are no interrupts, and (viii) page fault predicates may hold only because of a PTL exception, then there exists a number of steps T whose execution brings ISA with devices into a configuration $c'_{\text{ISA+DS}}$, such that (i) devices non-interference holds, (ii) the hard disk properties are preserved, (iii) the user implementation invariants are preserved, (iv) the $\mathcal{B}$ -relation holds between the user process configuration where the user pid makes one step and the updated ISA configuration, and (v) the value of the variable SR remains unchanged:

$$\begin{aligned}
& \text{abs-kernel-props}(\pi_{\text{AK}}) \\
\wedge & \text{is-HD}\sqrt{(c_{\text{ISA+DS}}^3 \cdot \text{devs})} \\
\wedge & \text{impl-inv}_{\text{user}}(\pi_{\text{AK}}, c_{\text{C0}}, c_{\text{ISA+DS}}^3 \cdot \text{cpu}, pid) \\
\wedge & \mathcal{B}(\text{ups}, c_{\text{ISA+DS}}^3) \\
\wedge & \text{avail}_{\text{heap}}(c_{\text{C0}}) \\
\wedge & seq(T) = \text{Proc} \\
\wedge & \neg \text{is-abort-intrs}(c_{\text{ISA+DS}}^3 \cdot \text{cpu}) \wedge \neg \text{is-progress-intrs}(c_{\text{ISA+DS}}^3) \\
\wedge & \text{ipf}(c_{\text{ISA+DS}}^3 \cdot \text{cpu}) \longrightarrow \text{iptle}(c_{\text{ISA+DS}}^3 \cdot \text{cpu}) \\
\wedge & \text{dpf}(c_{\text{ISA+DS}}^3 \cdot \text{cpu}) \longrightarrow \text{dptle}(c_{\text{ISA+DS}}^3 \cdot \text{cpu}) \\
\longrightarrow & \exists T, c'_{\text{ISA+DS}} : \\
& \delta_{\text{ISA+DS}}^T(c_{\text{ISA+DS}}^3, seq) = c'_{\text{ISA+DS}} \\
\wedge & \text{non-interf-dev}(c_{\text{ISA+DS}}^3 \cdot \text{devs}, c'_{\text{ISA+DS}} \cdot \text{devs}, seq, T) \\
\wedge & \text{is-HD}\sqrt{(c'_{\text{ISA+DS}} \cdot \text{devs})} \\
\wedge & \text{impl-inv}_{\text{user}}(\pi_{\text{AK}}, c_{\text{C0}}, c'_{\text{ISA+DS}} \cdot \text{cpu}, pid) \\
\wedge & \mathcal{B}(\text{one-user-step}(\text{ups}, pid), c'_{\text{ISA+DS}}) \\
\wedge & \text{val}_{\text{sr}}(c'_{\text{ISA+DS}}) = \text{val}_{\text{sr}}(c_{\text{ISA+DS}}^3)
\end{aligned}$$

Isabelle: `cvm/UserStep/user_no_intr_step.user_no_intr_isa.correct`

Proof. Assumptions about interrupts allow us to claim that the jump to the interrupt service routine signal is off. Hence, we do only one step on the ISA level and instantiate T with 1. The main effort of the proof is to show that all user processes have separate memory spaces: an execution of one process does not change the state of the others. Here we use again the property proved with the help of [105, Lemma 7.22]. The relation for the process itself is similar to the simulation between ISA and assembly machines (cf. Theorem 4.8) because users are modeled by assembly machine in CVM. $\square$

When considering a user step with an interrupt from the abort group we claim that the execution of ISA machine will lead to a state where the relation $\mathcal{B}$ holds with the original user process configuration from the lemma's assumptions. However, we enter the kernel at the point where the abstract kernel is called. Parameters of the call correspond to the values of hardware registers. This is formalized in the following postcondition:

$$\begin{aligned}
\text{intrPOST}(c_{C0}, eca, edpc, edata) &\stackrel{\text{def}}{=} c_{C0}.prog = \text{intr-prog} \\
&\wedge |c_{C0}.mem.lm| = 2 \\
&\wedge \parallel \text{gvar}_{lm}(1, \text{dispatcher_eca}) \parallel = \text{nat}(\langle eca \rangle) \\
&\wedge \parallel \text{gvar}_{lm}(1, \text{dispatcher_edata}) \parallel = \text{nat}(\langle edata \rangle) \\
&\wedge \parallel \text{gvar}_{lm}(1, \text{dispatcher_edpc}) \parallel = \text{nat}(\langle edpc \rangle) \\
&\wedge eca \bmod 2 = 0 \wedge 0 < eca/2,
\end{aligned}$$

where `intr-prog` is a formally defined body of the function `dispatcher()` starting from line 35 of Listing 9.3.

Lemma 10.3 (Correctness of a user step with an abort interrupt) Assume that for an ISA configuration c_{ISA+DS}^3 (i) the properties of the abstract kernel hold for π_{AK} , (ii) the execution sequence seq is well-formed and the next step is to be taken by the processor, (iii) the hard disk validity properties hold, (iv) the user implementation invariants hold, (v) the $\mathcal{B}$ -relation holds, (vi) there is sufficient amount of the heap memory, (vii) there is an interrupt from the abort group, (viii) page fault predicates may hold only because of a PTL exception, then there exists a number of steps T whose execution brings ISA with deices into a configuration c'_{ISA+DS} and a C0 configuration c'_{C0} , such that (i) the devices other than the hard disk do not interfere with the processor, (ii) the hard disk properties are preserved, (iii) the kernel implementation invariants hold, (iv) the $\mathcal{B}$ -relation is preserved, (v) the value of the variable `SR` remains unchanged, (vi) all global and heap variables of the abstract kernel remain unchanged, and (vii) the postcondition of the case holds:

$$\begin{aligned}
&\text{abs-kernel-props}(\pi_{AK}) \\
&\wedge seq\sqrt{(seq, c_{ISA+DS}^3.devs)} \wedge seq(T) = \text{Proc} \\
&\wedge is\text{-}HD\sqrt{(c_{ISA+DS}^3.devs)} \\
&\wedge impl\text{-}inv_{user}(\pi_{AK}, c_{C0}, c_{ISA+DS}^3.cpu, pid) \\
&\wedge \mathcal{B}(ups, c_{ISA+DS}^3) \\
&\wedge avail_{heap}(c_{C0}) \\
&\wedge is\text{-}abort\text{-}intrs(c_{ISA+DS}^3.cpu) \\
&\wedge is\text{-}pff(c_{ISA+DS}^3.cpu) \longrightarrow iptle(c_{ISA+DS}^3.cpu) \\
&\wedge is\text{-}pfls(c_{ISA+DS}^3.cpu) \longrightarrow dptle(c_{ISA+DS}^3.cpu) \\
\longrightarrow &\exists T, c'_{ISA+DS}, c'_{C0} : \\
&\delta_{ISA+DS}^T(c_{ISA+DS}^3, seq) = c'_{ISA+DS} \\
&\wedge non\text{-}interf\text{-}dev'(c_{ISA+DS}^3.devs, c'_{ISA+DS}.devs, seq, T) \\
&\wedge is\text{-}HD\sqrt{(c'_{ISA+DS}.devs)} \\
&\wedge impl\text{-}inv_{kernel}(\pi_{AK}, c'_{C0}, c'_{ISA+DS}.cpu) \\
&\wedge \mathcal{B}(ups, c'_{ISA+DS}) \\
&\wedge val_{sr}(c'_{ISA+DS}) = val_{sr}(c_{ISA+DS}^3) \\
&\wedge abs\text{-}kern\text{-}unch_{GM,HM}(\pi_{AK}, c_{C0}, c'_{C0}) \\
&\wedge intrPOST(c'_{C0}, mca(c_{ISA+DS}^3.cpu, intr\text{-}dev\text{-}bv'(c_{ISA+DS}^3.devs)), \\
&\quad c_{ISA+DS}^3.cpu.dpc, edata(c_{ISA+DS}^3.cpu)).
\end{aligned}$$

Isabelle: `cvm/UserStep/user_intr_no_step.user_abort_isa_correct`

Proof. We use the theorem about context switch for the case when interrupts are not handled by the page-fault handler (cf. Theorem 9.11). This theorem requires an ISA state on which the JISR effect is undone. Justifying this assumption constitutes the main effort of the proof. $\square$

For the remaining case we assume that only external interrupts, trap, or overflow may occur. This allows the user to make a step. Nevertheless, the control is passed to the kernel. Therefore, in the lemma's conclusion the vector of user processes is updated and the kernel is in the state ready to call the abstract kernel.

Lemma 10.4 (Correctness of a user step with a continue interrupt) Assume that for an ISA configuration $c_{\text{ISA+DS}}^3$ (i) the properties of the abstract kernel hold for π_{AK} , (ii) the execution sequence seq is well-formed and the next step is to be taken by the processor, (iii) the hard disk validity properties hold, (iv) the user implementation invariants hold, (v) the $\mathcal{B}$ -relation holds, (vi) there is sufficient amount of the heap memory, (vii) there are no interrupt from the abort group, (viii) there is an external, trap, or overflow interrupt, (ix) page fault predicates may hold only because of a PTL exception, then there exists a number of steps T whose execution brings ISA with deices into a configuration $c'_{\text{ISA+DS}}$ and a C0 configuration c'_{C0} , such that (i) the devices other than the hard disk do not interfere with the processor, (ii) the hard disk properties are preserved, (iii) the kernel implementation invariants hold, (iv) the $\mathcal{B}$ -relation holds between the user process configuration where the user pid makes one step and the updated ISA configuration, (v) the value of the variable SR remain unchanged, (vi) all global and heap variables of the abstract kernel remain unchanged, and (vii) the postcondition of the case hold (in this case we use pc instead of dpc):

$$\begin{aligned}
& \text{abs-kernel-props}(\pi_{\text{AK}}) \\
& \wedge \text{seq}\sqrt{(seq, c_{\text{ISA+DS}}^3 \cdot \text{devs})} \wedge \text{seq}(T) = \text{Proc} \\
& \wedge \text{is-HD}\sqrt{(c_{\text{ISA+DS}}^3 \cdot \text{devs})} \\
& \wedge \text{impl-inv}_{\text{user}}(\pi_{\text{AK}}, c_{\text{C0}}, c_{\text{ISA+DS}}^3 \cdot \text{cpu}, pid) \\
& \wedge \mathcal{B}(\text{ups}, c_{\text{ISA+DS}}^3) \\
& \wedge \text{avail}_{\text{heap}}(c_{\text{C0}}) \\
& \wedge \neg \text{is-abort-intrs}(c_{\text{ISA+DS}}^3 \cdot \text{cpu}) \wedge \text{is-progress-intrs}(c_{\text{ISA+DS}}^3) \\
& \wedge \text{is-pff}(c_{\text{ISA+DS}}^3 \cdot \text{cpu}) \longrightarrow \text{iptle}(c_{\text{ISA+DS}}^3 \cdot \text{cpu}) \\
& \wedge \text{is-pfls}(c_{\text{ISA+DS}}^3 \cdot \text{cpu}) \longrightarrow \text{dptle}(c_{\text{ISA+DS}}^3 \cdot \text{cpu}) \\
\longrightarrow & \exists T, c'_{\text{ISA+DS}}, c'_{\text{C0}} : \\
& \delta_{\text{ISA+DS}}^T(c_{\text{ISA+DS}}^3, seq) = c'_{\text{ISA+DS}} \\
& \wedge \text{non-interf-dev}'(c_{\text{ISA+DS}}^3 \cdot \text{devs}, c'_{\text{ISA+DS}} \cdot \text{devs}, seq, T) \\
& \wedge \text{is-HD}\sqrt{(c'_{\text{ISA+DS}} \cdot \text{devs})} \\
& \wedge \text{impl-inv}_{\text{kernel}}(\pi_{\text{AK}}, c'_{\text{C0}}, c'_{\text{ISA+DS}} \cdot \text{cpu}) \\
& \wedge \mathcal{B}(\text{one-user-step}(\text{ups}, pid), c'_{\text{ISA+DS}}) \\
& \wedge \text{val}_{\text{sr}}(c'_{\text{ISA+DS}}) = \text{val}_{\text{sr}}(c_{\text{ISA+DS}}^3) \\
& \wedge \text{abs-kern-unch}_{\text{GM,HM}}(\pi_{\text{AK}}, c_{\text{C0}}, c'_{\text{C0}}) \\
& \wedge \text{intrPOST}(c'_{\text{C0}}, \text{mca}(c_{\text{ISA+DS}}^3 \cdot \text{cpu}, \text{intr-dev-bv}'(c_{\text{ISA+DS}}^3 \cdot \text{devs})), \\
& \quad c_{\text{ISA+DS}}^3 \cdot \text{cpu.pc}, \text{edata}(c_{\text{ISA+DS}}^3 \cdot \text{cpu})).
\end{aligned}$$

Isabelle: `cvm/UserStep/user_intr_step.user_prog_dev_intr_isa_correct`

Proof. The case might be seen as a combination of two previous cases, therefore, we reuse significant parts of the proofs of lemmas 10.2 and 10.3. $\square$

Summary and Future Work

In this thesis we have extended the Verisoft technology for verification of C programs to handle realistic systems implementations featuring inline assembly portions and have applied the developed methodology to prove CVM, a framework for microkernel programmers, correct. The distinctive feature of the work is pervasiveness: the thesis presents to the best of our knowledge the first formal correctness proof of a microkernel programmed in C with inline assembly running concurrently with user processes on verified hardware. The hardware constitutes a processor model on the level of instruction set architecture and models of different devices.

In order to achieve the results of the thesis the following has been accomplished.

- CVM, a formal computation model for concurrent user processes interacting with a generic microkernel and devices has been defined in Isabelle in collaboration with many colleagues from the Verisoft project. Besides Isabelle, the model was implemented in C0, a slightly restricted dialect of C, with inline assembly as a framework featuring virtual memory support, demand paging, memory management, and low-level inter-process and devices communications.
- The formal definition of CVM requires to import various computational models. We have used C0 small-step semantics to model kernel computations. We have instantiated a general framework of combined systems with an ISA model of the verified processor VAMP and models of several devices including a hard disk. The C0 semantics was formally connected with the ISA semantics by introducing an intermediate level: the VAMP assembly model. Correctness of the latter towards VAMP ISA has been proven in two flavors: with and without devices access.
- In collaboration with In der Rieden we have developed a formal theory of linking C0 programs in order to support separate kernel modules: the low-level kernel functionality implemented with inline assembly portions is verified separately from the upper layers of the kernel. Correctness of the linker was shown completely in the frame of this thesis.
- We have stated the overall correctness theorem of CVM which justifies concurrent executions of user processes with a kernel and devices on a hardware model. We

have proven this theorem for the cases of context switching, primitive `cvm_copy()`, and user steps.

- During verification of these cases we have to reason about source code containing inline assembly portions. For this we have developed formal inline assembly semantics.
- We have imported a formal theory of a verified page-fault handler and have proven liveness of a double call to the handler.

Based on the CVM framework two microkernels have been built, tested, and verified to a large extent in Verisoft:

- VAMOS, an L4-inspired general purpose microkernel which provides a process scheduler, an infrastructure for communication with hardware devices, and message passing between processes, and
- OLOS, an OSEKtime-like operating system, used in a distributed automotive real-time system establishing eCall functionality.

Pervasive correctness proofs for both microkernels, i.e., justification that their C0 implementations have intended behavior on the ISA level, will require application of the CVM top-level correctness theorem.

Formal theories in Isabelle developed in the scope of this work comprise at least 3100 definitions and 5500 lemmas proven in up to 86000 steps.

Finally, we point out possible directions of future work.

Verification of primitives. In this thesis we have developed and successfully applied an approach to verification of CVM primitives. However, quite a few primitives still have to be verified. The most interesting case constitute primitives accessing devices. Their correctness proofs seem to be tricky because they will require formulation of additional invariants about devices and adding restrictions over execution sequences in the CVM top-level theorem in order to reorder multiple device accesses. Note that a similar problem — verification of a hard disk driver — is shown by Alkassar in [5].

Abstract kernel step correctness. As yet this case remains unproven in the CVM top-level theorem. The thesis of In der Rieden [32] presents a C0-level simulation proof between a linked program consisting of two modules and one of these modules. This proof assumes particular properties of a compiler, namely the ability of the compiler to allocate specified functions and variables at addresses provided by the user. However, the current version of the Verisoft’s C0 compiler [66] does not respect this property. In spite of this, a larger part of the mentioned proof could be used in the context of the abstract kernel step correctness.

Altogether, the following goals have to be shown in order to finish the abstract kernel step correctness proof.


- The cases of an abstract kernel invocation and return have to be considered. The latter includes a proof of the relation for abstract kernel executions results (Definition 7.9).
- The correctness of the overall abstract kernel step, including the two aforementioned cases, has to be transferred to the VAMP ISA level.

- Provided that the two above points are accomplished, we obtain a proof that the abstract kernel relation is preserved under abstract kernel steps. However, this is just a part of a complete CVM abstraction relation (cf. Section 7.1.5). Its remaining parts — the relations for user processes, status register, and devices — as well as the CVM implementation invariants (Section 7.1.6) have to be proven preserved under abstract kernel steps.
- Finally, the lemma of the abstract kernel step correctness must be applied in the context of the CVM induction step proof. This includes appropriate instantiation of the CVM sequence as well as the CVM steps number.

Waiting for interrupts correctness. This models the kernel idle state and is currently unproven. The desired proof includes a C0-invocation of the function `cvm_wait` and showing the correctness of its body, an endless assembly loop implemented only with two instructions. Likewise the case of an abstract kernel step, the proof has to be transferred to the VAMP ISA level. A proof that the CVM abstraction relation and implementation invariants are preserved under the function is relatively easy since none of its assembly instructions writes the memory.

Proof automation. Although we used mostly interactive verification techniques there is room for automation. One can gain from methods of automated verification while proving functional correctness of the source code. We used the ML code generation mechanism for the proof of the microkernel source code well-formedness properties required by the C0 compiler correctness theorem. That saved several thousands of proof commands. The next possible candidates for proof automation are assembly portions. Due to the relatively simple finite memory model it might be possible to obtain the values of desired memory cells by means of model checking. In order to ease the C0 part verification, one can think of a Hoare logic environment for the C0 small step semantics which will automatically generate verification conditions to be proven.

Bibliography



- [1] Programming languages — c. International Standard ISO/IEC ISO/IEC 9899:1999, 1999.
- [2] ISO/IEC 15408. Common criteria for information technology security evaluation. Available at <http://www.commoncriteriaportal.org>, 1999.
- [3] E. Alkassar, M. Hillebrand, S. Knapp, R. Rusev, and S. Tverdyshev. Formal device and programming model for a serial interface. In B. Beckert, editor, *Proceedings, 4th International Verification Workshop (VERIFY), Bremen, Germany*, pages 4–20. CEUR-WS Workshop Proceedings, 2007.
- [4] E. Alkassar, M. A. Hillebrand, D. C. Leinenbach, N. W. Schirmer, A. Starostin, and A. Tsyban. Balancing the load: Leveraging semantics stack for systems verification. In *Journal of Automated Reasoning: Special Issue on Operating Systems Verification*. Springer, 2009.
- [5] Eyad Alkassar. *OS Verification Extended. On the Formal Verification of Device Drivers and the Correctness of Client/Server Software*. PhD thesis, Saarland University, Computer Science Department, 2009.
- [6] Eyad Alkassar, Peter Böhm, and Steffen Knapp. Formal correctness of a gate-level automotive bus controller implementation. In *6th IFIP Working Conference on Distributed and Parallel Embedded Systems (DIPES08)*. Springer Science and Business Media, 2008.
- [7] Eyad Alkassar and Mark A. Hillebrand. Formal functional verification of device drivers. In Natarajan Shankar and Jim Woodcock, editors, *2nd IFIP Working Conference on Verified Software: Theories, Tools, and Experiments (VSTTE'08)*, volume 5295 of *LNCS*, pages 225–239. Springer, 2008.
- [8] Eyad Alkassar, Norbert Schirmer, and Artem Starostin. Formal pervasive verification of a paging mechanism. In Juris Hartmanis Gerhard Goos and Jan van Leeuwen, editors, *14th International Conference on Tools and Algorithms for the Construction and Analysis of Systems (TACAS'08)*, volume 4963 of *LNCS*, pages 109–123. Springer, 2008.

- [9] National ICT Australia. Website. <http://www.nicta.com.au>, 2008.
- [10] Mike Barnett, Bor-Yuh Evan Chang, Robert DeLine, Bart Jacobs, and K. Rustan M. Leino. Boogie: A modular reusable verifier for object-oriented programs. In *Formal Methods for Components and Objects*, volume 4111 of *LNCS*. Springer, 2006.
- [11] Mike Barnett, K. Rustan M. Leino, and Wolfram Schulte. The spec# programming system: An overview. In *Construction and Analysis of Safe, Secure, and Interoperable Smart Devices*, volume 3362 of *LNCS*. Springer, 2005.
- [12] Bruno Barras, Samuel Boutin, Cristina Cornes, Judicael Courant, Jean-Christophe Filliatre, Eduardo Gimenez, Hugo Herbelin, Gerard Huet, Cesar Munoz, Chetan Murthy, Catherine Parent, Christine Paulin-Mohring, Amokrane Saibi, and Benjamin Werner. *The Coq Proof Assistant Reference Manual : Version 6.1*. INRIA, 1997.
- [13] Christoph Baumann and Thorsten Bormer. Verifying the PikeOS microkernel: An overview of the Verisoft XT avionics project. In *4th International Workshop on Systems Software Verification (SSV 2009)*, Electronic Notes in Theoretical Computer Science. Elsevier Science B.V., 2009. To appear.
- [14] Gerd Beuster, Niklas Henrich, and Markus Wagner. Real world verification — experiences from the verisoft email client. In *Proceedings of the Workshop on Empirical Successfully Computerized Reasoning (ESCoR 2006)*, 2006.
- [15] W. R. Bevier. *A Verified Operating System Kernel*. PhD thesis, University of Texas at Austin, 1987.
- [16] W. R. Bevier. Kit: A study in operating system verification. *IEEE Transactions on Software Engineering*, 15(11):1382–1396, 1989.
- [17] William R. Bevier, Warren A. Hunt, Jr., J S. Moore, and William D. Young. An approach to systems verification. 5(4):411–428, December 1989.
- [18] W.R. Bevier, W.A. Hunt, J. Strother Moore, and W.D. Young. Special issue on system verification. *Journal of Automated Reasoning*, 5(4):409–530, 1989.
- [19] Sven Beyer. *Putting It All Together: Formal Verification of the VAMP*. PhD thesis, Saarland University, Computer Science Department, March 2005.
- [20] Sven Beyer, Christian Jacobi, Daniel Kroening, Dirk Leinenbach, and Wolfgang Paul. Putting it all together: Formal verification of the VAMP. *International Journal on Software Tools for Technology Transfer*, 8(4–5):411–430, August 2006.
- [21] Sebastian Bogan. *Formal Specification of a Simple Operating System*. PhD thesis, Saarland University, Computer Science Department, 2008.
- [22] Robert S. Boyer and J. Strother Moore. *A computational logic handbook*. Academic Press Professional, Inc., San Diego, CA, USA, 1988.
- [23] J. Bradley Chen and Brian N. Bershad. The impact of operating system structure on memory system performance. In *SOSP '93: Proceedings of the fourteenth ACM symposium on Operating systems principles*, pages 120–133, New York, NY, USA, 1993. ACM.

- [24] Inc. Computational Logic. Website. <http://www.computationallogic.com>, 2008.
- [25] Intel Corporation. Intel virtualization technology website. <http://www.intel.com/technology/virtualization/>, 2008.
- [26] Coyotos. Website. <http://www.coyotos.org>, 2008.
- [27] Iakov Dalinger. *Formal Verification of a Processor with Memory Management Units*. PhD thesis, Saarland University, Computer Science Department, July 2006.
- [28] Iakov Dalinger, Mark Hillebrand, and Wolfgang Paul. On the verification of memory management mechanisms. In D. Borriane and W. Paul, editors, *Proceedings of the 13th Advanced Research Working Conference on Correct Hardware Design and Verification Methods (CHARME 2005)*, volume 3725, pages 301–316. Springer, 2005.
- [29] Matthias Daum. Modelling user programs on top of a microkernel. In *Doctoral Symposium at FM'08, technical report*. Turku centre for computer science, 2008.
- [30] Matthias Daum. *To appear*. PhD thesis, Saarland University, Computer Science Department, 2009.
- [31] Matthias Daum, Jan Drenbher, and Burkhard Wolff. Proving fairness and implementation correctness of a microkernel scheduler. In Gerwin Klein, Ralf Huuck, and Bastian Schlich, editors, *Journal of Automated Reasoning: Special Issue on Operating System Verification*. Springer, 2009.
- [32] Tomas In der Rieden. *Verified Linking for Modular Kernel Verification*. PhD thesis, Saarland University, Computer Science Department.
- [33] J. Dörenbächer. Vamos microkernel: Formal models and verification. A talk given at *Intl Workshop on System Verification*,. www.cse.unsw.edu.au/formalmethods/events/svws-06/VAMOS_Microkernel.pdf, 2006.
- [34] Jan Dörenbächer. *To appear*. PhD thesis, Saarland University, Computer Science Department, 2009.
- [35] Endrawaty. Verification of the fiasco IPC implementation, 2005.
- [36] Galen C. Hunt et al. *An Overview of the Singularity Project. Microsoft Research Technical Report MSR-TR-2005-135*. Microsoft Corporation, 2005.
- [37] Manuel Fähndrich, Mark Aiken, Chris Hawblitzel, Orion Hodson, Galen Hunt, James R. Larus, and Steven Levi. Language support for fast and reliable message-based communication in singularity os. *SIGOPS Oper. Syst. Rev.*, 40(4):177–190, 2006.
- [38] R. Feiertag and P. Neumann. The foundations of a provably secure operating system (PSOS). In *Proceedings of the National Computer Conference 48*, pages 329–334, 1979.

- [39] Xinyu Feng, Zhong Shao, Yuan Dong, and Yu Guo. Certifying low-level programs with hardware interrupts and preemptive threads. In *2008 ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI'08)*, New York, NY, USA, June 2008. ACM.
- [40] Arthur David Flatau. *A verified implementation of an applicative language with dynamic storage allocation*. PhD thesis, Austin, TX, USA, 1992.
- [41] Mauro Gargano, Mark Hillebrand, Dirk Leinenbach, and Wolfgang Paul. On the correctness of operating system kernels. In J. Hurd and T. F. Melham, editors, *18th International Conference on Theorem Proving in Higher Order Logics (TPHOLs 2005)*, volume 3603, pages 1–16. Springer, 2005.
- [42] D.I. Good, R.L. London, and W.W. Bledsoe. An interactive program verification system. *IEEE Transactions On Software Engineering SE-1*, 1:59–67, March 1975.
- [43] Mike Gordon. From lcf to hol: a short history. pages 169–185, 2000.
- [44] P. Brinch Hansen. The Nucleus of multiprogramming operating systems. *Communications of ACM*, 13:238–250, 1970.
- [45] Hermann Härtig, Michael Hohmuth, Norman Feske, Christian Helmuth, Adam Lackorzynski, Frank Mehnert, and Michael Peter. The nizza secure-system architecture. In *1st International Conference on Collaborative Computing: Networking, Applications, and Worksharing*, San Jose, CA, USA, 2005. IEEE.
- [46] G. Heiser, K. Elphinstone, I. Kuz, G. Klein, and S.M. Petters. Towards trustworthy computing systems: Taking microkernels to the next level. *Operating Systems Review*, 41(4):3–11, 2007.
- [47] John L. Hennessy and David A. Patterson. *Computer Architecture: A Quantitative Approach*. Morgan Kaufmann, San Mateo, CA, second edition, 1996.
- [48] Dan Hildebrand. An architectural overview of qnx. In *Proceedings of the Workshop on Micro-kernels and Other Kernel Architectures*, pages 113–126, Berkeley, CA, USA, 1992. USENIX Association.
- [49] M. A. Hillebrand and W. J. Paul. On the architecture of system verification environments. In *Haifa Verification Conference 2007, October 23-25, 2007, Haifa, Israel*, LNCS. Springer, 2007.
- [50] Mark Hillebrand. *Address Spaces and Virtual Memory: Specification, Implementation, and Correctness*. PhD thesis, Saarland University, Computer Science Department, June 2005.
- [51] Mark Hillebrand, Thomas In der Rieden, and Wolfgang Paul. Dealing with I/O devices in the context of pervasive system verification. In *ICCD '05*, pages 309–316. IEEE Computer Society, 2005.
- [52] C. A. R. Hoare. An axiomatic basis for computer programming. *Commun. ACM*, 12(10):576–580, 1969.

- [53] M. Hohmuth and H. Tews. The semantics of C++ data types: Towards verifying low-level system components. In D. Basin and B. Wolff, editors, *TPHOLs 2003, Emerging Trends Proceedings*, pages 127–144. 2003. Technical Report No. 187 Institut für Informatik Universität Freiburg, url = cite-seer.ist.psu.edu/article/hohmuth03semantics.html.
- [54] Michael Hohmuth and Hendrik Tews. The VFiasco approach for a verified operating system. In *2nd ECOOP Workshop on Program Languages and Operating Systems (ECOOP-PLOS'05)*, 2005.
- [55] Gerard J. Holzmann. *The SPIN Model Checker: Primer and Reference Manual*. Addison-Wesley Professional, 2003.
- [56] Galen C. Hunt and James R. Larus. Singularity: rethinking the software stack. *SIGOPS Oper. Syst. Rev.*, 41(2):37–49, 2007.
- [57] T. In der Rieden and A. Tsyban. Cvm - a verified framework for microkernel programmers. In *3rd International Workshop on Systems Software Verification (SSV08)*. Elsevier Science B. V., 2008.
- [58] SRI International. Website. <http://www.sri.com>, 2008.
- [59] E. Northup S. Sridhar J. Shapiro, M. S. Doerrie and M. Miller. Towards a verified, general-purpose operating system kernel. In *1st NICTA Workshop on Operating System Verification*, October 2004.
- [60] Dave Jaggar. Arm architecture and systems. *IEEE Micro*, 17(4):9–11, 1997.
- [61] Gerry Kane and Joe Heinrich. *MIPS RISC architectures*. Prentice-Hall, Inc., 1992.
- [62] Richard Kelsey, William Clinger, and Jonathan Rees (Editors). Revised⁵ report on the algorithmic language Scheme. *ACM SIGPLAN Notices*, 33(9):26–76, 1998.
- [63] Gerwin Klein. Operating system verification — an overview. *Sādhanā*, 34(1):27–69, February 2009.
- [64] Steffen Knapp. *Pervasive Verification of Distributed Real-Time Systems*. PhD thesis, Saarland University, Computer Science Department.
- [65] D. Leinenbach and E. Petrova. Pervasive compiler verification – from verified programs to verified systems. In *3rd intl Workshop on Systems Software Verification (SSV08)*. Elsevier Science B. V., 2008.
- [66] Dirk Leinenbach. *Compiler Verification in the Context of Pervasive System Verification*. PhD thesis, Saarland University, Computer Science Department, 2007.
- [67] Dirk Leinenbach, Wolfgang Paul, and Elena Petrova. Towards the formal verification of a C0 compiler: Code generation and implementation correctness. In Bernhard Aichernig and Bernhard Beckert, editors, *3rd International Conference on Software Engineering and Formal Methods (SEFM 2005), 5–9 September 2005, Koblenz, Germany*, pages 2–11, 2005.
- [68] R. Levin, E. Cohen, W. Corwin, F. Pollack, and W. Wulf. Policy/mechanism separation in hydra. *SIGOPS Oper. Syst. Rev.*, 9(5):132–140, 1975.

- [69] Jochen Liedtke. Improving ipc by kernel design. In *Proceedings of the 14th Symposium on Operating System Principles (SOSP-14)*.
- [70] Jochen Liedtke. On microkernel construction. In *Proceedings of the 15th ACM Symposium on Operating System Principles (SOSP-15)*, Copper Mountain Resort, CO, December 1995.
- [71] Jochen Liedtke. Microkernels must and can be small. In *Proceedings of the 5th IEEE International Workshop on Object-Orientation in Operating Systems (IWOOOS)*, Seattle, WA, October 1996.
- [72] Jochen Liedtke. Towards real microkernels. 39(9):70–77, September 1996.
- [73] Jochen Liedtke, Uwe Dannowski, Kevin Elphinstone, Gerd Liefänder, Espen Skoglund, Volkmar Uhlig, Christian Ceelen, Andreas Haeberlen, and Marcus Völpl. The l4ka vision, April 2001.
- [74] Microsoft Corp. Verisoft - formal verification of computer systems. <http://www.microsoft.com/emic/verisoft.mspx>, 2007.
- [75] Microsoft Corp. Vcc: A c verifier. <http://research.microsoft.com/en-us/projects/vcc>, 2008.
- [76] Microsoft Corp. Windows server 2008 virtualization with hyper-v. <http://www.microsoft.com/windowsserver2008/en/us/hyperv.aspx>, 2008.
- [77] J S. Moore. Piton: A mechanically verified assembly-level language. *Automated Reasoning Series*, 1996.
- [78] J Strother Moore. A grand challenge proposal for formal methods: A verified stack. In Bernhard K. Aichernig and T. S. E. Maibaum, editors, *10th Anniversary Colloquium of UNU/IIST*, volume 2757, pages 161–172. Springer, 2003.
- [79] Silvia M. Mueller and Wolfgang J. Paul. *Computer Architecture: Complexity and Correctness*. Springer, 2000.
- [80] P. Neumann and R. Feiertag. PSOS revisited. In *19th Annual Computer Security Applications Conference*, 2003.
- [81] P.G. Neumann, R.S Boyer, R.J. Feiertag, K.N. Levitt, and L. Robinson. *A provably secure operating system: The system, its applications, and proofs. Technical Report CSL-116*. Computer Science Laboratory, SRI International, Menlo Park, California, May 1980.
- [82] Zhaozhong Ni and Zhong Shao. Certified assembly programming with embedded code pointers. In *POPL '06: Conference record of the 33rd ACM SIGPLAN-SIGACT symposium on Principles of programming languages*, pages 320–333, New York, NY, USA, 2006. ACM.
- [83] Zhaozhong Ni, Dachuan Yu, and Zhong Shao. Using xcap to certify realistic systems code: Machine context management. In *TPHOLs*, pages 189–206, 2007.
- [84] Radboud University Nijmegen. Website. <http://www.ru.nl>, 2008.
- [85] Tobias Nipkow, Lawrence C. Paulson, and Markus Wenzel. *Isabelle/HOL: A Proof Assistant for Higher-Order Logic*, volume 2283. Springer, 2002.

- [86] University of California at Los Angeles. Website. <http://www.ucla.edu>, 2008.
- [87] Technical University of Dresden. Website. <http://www.tu-dresden.de>, 2008.
- [88] University of Texas at Austin. Website. <http://www.utexas.edu>, 2008.
- [89] S. Owre, J. M. Rushby, , and N. Shankar. PVS: A prototype verification system. In Deepak Kapur, editor, *11th International Conference on Automated Deduction (CADE)*, volume 607 of *Lecture Notes in Artificial Intelligence*, pages 748–752, Saratoga, NY, jun 1992. Springer-Verlag.
- [90] Wolfgang Paul. Towards a worldwide verification technology. In *Verified Software: Theories, Tools, Experiments (VSTTE 2005), Proceedings*, Zürich, Switzerland, October 2005.
- [91] Wolfgang Paul. System architecture. lecture notes. <http://busserver.cs.uni-sb.de/lehre/vorlesung/info2/ss08/material/mitschrift07.pdf>, 2007.
- [92] Lawrence C. Paulson. *ML for the Working Programmer*. Cambridge University Press, 1996.
- [93] Elena Petrova. *Verification of the C0 Compiler Implementation on the Source Code Level*. PhD thesis, Saarland University, Computer Science Department, May 2007.
- [94] Robin Project. Website. <http://robin.tudos.org>, 2008.
- [95] The L4Ka Project. Website. <http://l4ka.org>, 2008.
- [96] Richard Rashid, Avadis Tevanian, Michael Young, David Golub, and Robert Baron. Machine-independent virtual memory management for paged uniprocessor and multiprocessor architectures. *SIGARCH Comput. Archit. News*, 15(5):31–39, 1987.
- [97] Verisoft Repository. Website. <http://www.verisoft.de/VerisoftRepository.html>, 2009.
- [98] Microsoft Research. Website. <http://research.microsoft.com>, 2008.
- [99] L. Robinson and O. Roubine. *Special - A Specification and Assertion Language. Technical Report CSL-46*. Stanford Research Institute, Menlo Park, California, January 1977.
- [100] M. Rozier, V. Abrossimov, F. Armand, I. Boule, M. Gien, M. Guillemont, F. Herman, C. Kaiser, S. Langlois, P. Léonard, and W. Neuhauser. Overview of the Chorus distributed operating system. In *Workshop on Micro-Kernels and Other Kernel Architectures*, pages 39–70, Seattle WA (USA), 1992.
- [101] Norbert Schirmer. A verification environment for sequential imperative programs in Isabelle/HOL. In F. Baader and A. Voronkov, editors, *Logic for Programming, Artificial Intelligence, and Reasoning, 11th International Conference, LPAR 2004*, volume 3452, pages 398–414. Springer, 2005.
- [102] Andrey Shadrin. Design and implementation of the portmapper and rpc primitives in the context of the sos. Master’s thesis, Saarland University, 2006.

- [103] Jonathan S. Shapiro, Jonathan M. Smith, and David J. Farber. EROS: a fast capability system. In *17th ACM Symposium on Operating Systems Principles*, pages 170–185, December 1999.
- [104] Jonathan S. Shapiro and Samuel Weber. Verifying the EROS confinement mechanism. In *IEEE Symposium on Security and Privacy*, pages 166–176, May 2000.
- [105] Artem Starostin. *Formal Verification of Demand Paging*. To appear. PhD thesis, Saarland University, Computer Science Department.
- [106] Artem Starostin and Alexandra Tsyban. Correct microkernel primitives. In *3rd International Workshop on Systems Software Verification (SSV08)*. Elsevier Science B. V., 2008.
- [107] Artem Starostin and Alexandra Tsyban. Verified process-context switch for c-programmed kernels. In Natarajan Shankar and Jim Woodcock, editors, *2nd IFIP Working Conference on Verified Software: Theories, Tools, and Experiments (VSTTE’08)*, volume 5295 of *LNCS*, pages 240–254. Springer, 2008.
- [108] SYSGO AG. Sysgo embedding innovations. <http://www.sysgo.com/>, 2007.
- [109] Hendrik Tews. Verifying duff’s device: A simple compositional denotational semantics for goto and computed jumps.
- [110] Hendrik Tews. Micro hypervisor verification: possible approaches and relevant properties. <http://robin.tudos.org/publications/hyperveri.pdf>, 2007.
- [111] The Verisoft Consortium. The Verisoft Project. <http://www.verisoft.de/>, 2008.
- [112] The Verisoft XT Consortium. The Verisoft XT Project. <http://www.verisoftxt.de/>, 2009.
- [113] Harvey Tuch and Gerwin Klein. Verifying the L4 virtual memory subsystem. In Gerwin Klein, editor, *Proceedings of the NICTA Formal Methods Workshop on Operating Systems Verification*, pages 73–97. National ICT Australia, 2004.
- [114] Harvey Tuch, Gerwin Klein, and Michael Norrish. Types, bytes, and separation logic. In *POPL ’07: Proceedings of the 34th annual ACM SIGPLAN-SIGACT symposium on Principles of programming languages*, pages 97–108, New York, NY, USA, 2007. ACM.
- [115] Sergey Tverdyshev. *Formal Verification of the VAMP*. PhD thesis, Saarland University, Computer Science Department.
- [116] Yale University. Website. <http://www.yale.edu>, 2008.
- [117] Bruce J. Walker, Richard A. Kemmerer, and Gerald J. Popek. Specification and verification of the UCLA Unix security kernel. In *SOSP ’79: Proceedings of the seventh ACM symposium on Operating systems principles*, pages 64–65, New York, NY, USA, 1979. ACM.
- [118] Jr. Warren A. Hunt. *FM8501: a verified microprocessor*. Springer-Verlag, London, UK, 1994.

- [119] Matthew Wilding. A mechanically verified application for a mechanically verified environment. In *CAV '93: Proceedings of the 5th International Conference on Computer Aided Verification*, pages 268–279, London, UK, 1993. Springer-Verlag.
- [120] Mickey Williams. *Microsoft Visual C# .NET*. Microsoft Press, 2002.
- [121] William David Young. *A verified code generator for a subset of gypsy*. PhD thesis, 1988. Supervisor-Robert S. Boyer and Supervisor-J. Strother Moore.

Index

- $+_n$, 24, 34
- $\asymp$, 168
- $[\dots]$, 21
- $\circ$, 21
- type^e , 154
- $\square$, 21
- $[x.. : ..(x)]$, 21
- $\| .. \|$, 183
- $|\dots|$, 21
- $\perp$, 21
- $\neq$, 168
- $\#ret_{top}$, 60
- $\subseteq$, 168
- $\llbracket \dots \rrbracket$, 63
- A, 21
- $abase_g$, 77
- $abase_{gm}$, 75
- $ABASE_{gm}$, 75, 119
- $ABASE_{hm}$, 76, 119
- $abase_{lm}$, 76
- $ABASE_{lm}$, 76, 119
- $abs2conc_{cont}$, 142
- $abs2conc_{gvar}$, 142
- $abs\text{-}kernel\text{-}props$, 130–132, 154
- $abs\text{-}kern\text{-}unch_{GM,HM}$, 160
- $accessed\text{-}range$, 79
- ad_{reg}^p , 135
- ad_{vn} , 135
- $ak\text{-}cup$, 105
- ak_{frame} , 91
- ak_{init} , 92
- ak_{prog} , 91
- $ak\text{-}step$, 107
- $all\text{-}ext\text{-}func\text{-}covered$, 126
- Alloc, 76
- $asize_{heap}$, 76
- $ASIZE_{hm}^{max}$, 76, 119
- $asize_{st^*}$, 188
- $asm\text{-}equal$, 140
- $asm\text{-}exec\text{-}props$, 79
- $asm\text{-}init\text{-}cond$, 73
- $asm\text{-}init\text{-}cond_{DS}$, 74
- $asm_{\pi}\text{-}to\text{-}ints$, 147
- $asm\sqrt{}$, 36
- $avail_{heap}$, 79
- $avail_{mem}$, 79
- $avail_{stack}$, 78
- $\mathcal{B}$, 140
- ba_g , 67
- ba_v , 67
- bbx , 139
- $bool2bit$, 31
- bpx , 139
- BUBBLE_{code}, 75
- BUBBLE_{gm}, 76
- $Bv_n\sqrt{}$, 24
- bx , 138
- C0-asm-upd, 166
- C0-asm-upd_{gvar}, 166
- C0-asm-upd_{mem}, 166
- C0-sim-isa, 81
- C0-sim-isa_{weak}, 149

$C0\checkmark, C0'\checkmark, C0''\checkmark$, 66, 146
 $C0_{\text{weak}}\checkmark$, 148
 ca , 31
called-func, 59
c-equiv, 70
 $c_{\text{ISA}}2c_{\text{ASM}}$, 180
code-inv, 147
 $code_{\text{prog}}$, 75
configuration
 ASM combined system, $c_{\text{ASM+DS}}$, 54
 ASM, C_{ASM} , 35
 $C0, C_{C0}, C_{C0}^{\text{mono}}$, 64
 initial, 64
 CVM, C_{CVM} , 90
 initial, 91, 94
 device system, C_{DS} , 48
 generalized device, C_{GD} , 46
 ISA combined system, $C_{\text{ISA+DS}}$, 52
 ISA, C_{ISA} , 25
 initial, 152
 PFH, C_{PFH} , 118
consis, 76, 78
 consis_{alloc}, 77
 consis_c, 77
 consis_{code}, 77
 consis_d, 78
 consis_{fh}, 78
 consis_{kheap}, 148
 consis_p, 77
 consis_r, 78
 consis_v, 77
 consis_{weak}, 149
csize_{prog}, 75
CVM_HST_LEN, 119
 cvm_{init} , 94
cvm-sim, 133, 134
cvm-sim_{kernel}, 145
cvm-sim_{weak}, 145

decodable, 37
decodable- π , 43
def-in-ft, 121
DEVICES_BORDER, 52
dev-input, 51
Devnum, 48
dev-rel, 136
dev-touch-step, 74
dev-wo-hd, 157
displ_v, 134
distinct-def-func-names, 126

dstnct_{ft}, 126
dstnct_{st}, 125
dstnct_{tenv}, 125
dpc_{direct}, 137
dpc-in- π , 72
dpc_{vars}, 137
dptle, 212
 ds_{init} , 94
dyn-C0-props, 79
dyn-prop, 72
dyn-prop_{DS}, 74

 ea , 28
 $edata_{\mathbb{N}}$, 99
 $\varepsilon\text{-eifi}$, 47
Eifi, 44
eifi_{GD}, 47
 $\varepsilon\text{-mifi}_{Bv}$, 44
 $\varepsilon\text{-mifi}_{\mathbb{N}}$, 44
end-kernel, 105
eval-param, 108
exec-ak, 106
exec_{instr}, 37
 exec_{arith}, 38
 exec_{comp}, 38
 exec_{load}, 39
 exec_{store}, 40
exec-prim, 109
Expr, 58
ext-upd_{ft}, 122
ext-upd_{fun}, 121
ext-upd_{stmt}, 121

fill0, 24
 ft_{CK} , 129
 ft_{CVM} , 117
Func, 60
Func_{table}, 61
fun-names, 153

get-bpte, 139
get-bpto, 139
get-data, 43
get-data_{ISA}, 147
get-gpr, 137
get- π , 43
get-pte, 138
get-ptl, 138
get-pto, 138
get-spr, 137

gpr_{direct}, 138
gpr-equiv, 70
gpr-read_{ASM}, 35
gpr-read_{ISA}, 25
gpr_{vars}, 137
gst, 63
gst_{CK}, 129
gst_{CVM}, 117
Gvar, 62
gvars_✓, 66

has-memory, 105
hd_✓, 46
HEAP-SIZE_{AK}, 153
hoare-C0-validity, 146
hst, 63

i2n, 34
impl-inv, 146
impl-inv_{kernel}, 151
impl-inv_{user}, 151
impl-inv_{wait}, 152
init_{ct}, 64
init_{gm}, 65
init_{hm}, 65
is-initialized, 68
initialized_g, 164
init_{mem}, 65
init_{st}, 64
init_{val}, 64
init_{vars}, 64
instr, 37
Instr, 36
instr-to-int, 37
instr_✓, 36
int-intr-bv, 97
int_{swap}, 135
int-to-instr, 37
int_{vars}, 135
iptle, 212
is-addr-in-mem, 109
isa-sim-asm, 71
isa-sim-asm_{DS}, 71
isa_✓, 26
is-C0mem-inv, 160
is-dev-..., 46
is-dev-addr, 52
is-dmal, 30
is-dmal_{ASM}, 96
is-eift-..., 47

is-eift-match-dev, 47
is-elem_t, 57
is-ext-func, 120
is-gm-gvar, 164
is-HD_✓, 153
is-hm-gvar, 164
is-ill, 29
is-ill_{ASM}, 95
is-imal, 30
is-imal_{ASM}, 95
is-init-isa, 152
is-instr-..., 37
is-intr-dev, 48
is-iw-..., 27
is-jisr_{CVM}, 99
is-lm-gvar_{top}, 164
is-mal, 30
is-mem-addr, 52
is-ovf, 30
is-ovf_{ASM}, 97
is-pff, 30
is-pfls, 30
is-prim, 106
is-progress, 101
is-ptlexcp-f_{ASM}, 95
is-ptlexcp-ls_{ASM}, 96
is-sys, 136
is-sys-exec_{ASM}, 36
is-sys-exec_{ISA}, 32
is-sys-mode_{ASM}, 36
is-sys-mode_{ISA}, 28
is-trap_{ASM}, 96
is-user-mode_{ISA}, 28
is-wait-state, 134
iw, 26

jisr, 31
JISR⁻¹, 194

kernel-rel, 144
kernel-rel_{Gvar}, 143
kernel-rel_{prog}, 142
kernel-rel_{result}, 144
kernel-rel_{stack}, 143
kernel-rel_{weak}, 144

left-stmt, 59
level, 167
linked-calls-corr_{ft}, 126
link_{ft}, 120, 124

$link_{\pi}$, 119, 124
 $link_{st}$, 124
 $link_{te}$, 120
 $list2seq$, 157
 Lit , 58
 lm_{top} , 63
 $load_{ASM}$, 39
 $ls-target$, 40
 lst_{top} , 63
 $ls-width$, 40
 $l-var$, 59

 $m2...$, 62
 $make-mifi_{ISA}$, 53
 $make-mifi_{ASM}$, 54
 max , 21
 mca , 31
 mca_{Bv} , 98
 mca_{Bv}^{ext} , 98
 mca_{Bv}^{int} , 97
 mca_N , 98
 $Mcell$, 62
 $mcell-cons$, 166
 mem , 139
 $Mem_{ASM\sqrt{}}$, 35
 Mem_{ASM} , 34
 $Memconf$, 63
 Mem_{ISA} , 24
 $Mem_{ISA\sqrt{}}$, 24
 $mem-part-copy$, 109
 $mem-update_{ASM}$, 35
 $m-equiv$, 71
 $Mframe$, 62
 $Mifi$, 44
 $mifi-bv-to-nat$, 44
 min , 21
 m_{word} , 24, 35

 $n2i$, 34
 $\mathbb{N}_{32\sqrt{}}$, 33
 nat_{vars} , 135
 $no-dev-touch-step$, 72
 $no-dmal$, 72
 $no-imal$, 72
 $no-mod-spr$, 81
 $non-interf-dev$, $non-interf-dev'$, 51, 189
 $no-self-mod$, 72
 $not-next-victim$, 199
 $no-trap-rfe$, 72
 $not-valid-or-protected$, 199

 $one-user-step$, 102
 $only-mod-mem$, 81

 $PAGE_SIZE$, 28
 $pages-used$, 109
 pa_{ISA} , 29
 π_{AK} , 129
 $param-list$, 59
 Π_{ASM} , 43
 Π_{C0} , 61
 pc'_{direct} , 137
 $pc-inv_{wait}$, 147
 π_{CK} , 129
 pc'_{vars} , 137
 π_{CVM} , 117
 $pfh-inv$, 146
 PID_MAX , 90
 pma , 139
 $precond-C0-asm-upd$, 164
 $precond-link_{ft}$, 127
 $precond-link_{st}$, 125
 $precond-link_{te}$, 125
 $pre-link_{ft}$, 120, 122
 PRE_{prim} , 107
 $prim-param$, 108
 $Procnum$, 90
 $proc-steps$, 51
 $PROGBASE$, 75, 119
 $PROGEND$, 76, 119
 pte_{ISA} , 28
 $ptl-excp_{ISA}$, 29
 px , 138

 $range_g$, 167
 $range_g^{C0}$, 167
 $range_g^{ASM}$, 167
 $reachable_g$, 66
 $read-isa$, 135
 $Regf_{ASM}$, 34
 $Regf_{ASM\sqrt{}}$, 34
 $Regf_{ISA}$, 24
 $Regf_{ISA\sqrt{}}$, 24
 $regs-convert$, 138
 $rem-1st-stmt$, 161
 $rem-and-upd$, 122
 $rem-def-func$, 121
 $rem-ext-func$, 120
 $renum_{ft}^{even}$, 123
 $renum_{fun}^{even}$, 123
 $renum_{stmt}^{even}$, 123

$renum_{ft}^{odd}$, 123
 $renum_{fun}^{odd}$, 123
 $renum_{stmt}^{odd}$, 123
r-equiv, 70
 res_{top} , 63
reval, 68
right-stmt, 59
 $root_g$, 164

 $s2l$, 60
 $s2l_{ns}$, 60
same-signatures, 127
SE, 154
Seq, 50
seq2list, 156
SeqEl, 50
 $seq_{ISA} 2 seq_{CVM}$, 156
 $size_t$, 57
sma, 139
 spr_{direct} , 138
spr-equiv, 70
 $spr-read_{ASM}$, 36
 $spr-read_{ISA}$, 26
 spr_{vars} , 137
 $STACK-SIZE_{AK}$, 153
 $store_{ASM}$, 40
start-ak, 92
stat-prop, 72
 $step_{devs}$, 100
 $step_{kernel}$, 104
step-prop, 72
 $step_{user}$, 101
 st_{fun} , 60
stmt, 64
Stmt, 58
stored-spr, 140
 $structure_{GM}^{ck}$, 150
 $structure_{HM}^{ck}$, 150
 $structure_{LM}^{ck}$, 150
 $structure_{prog}^{ck}$, 150
switch-to-user, 105
swich-to-wait, 106
sxt, 24
Symconf, 63
Symtable, 60

 te_{CK} , 129
 te_{CVM} , 117
Tenv, 58
transition