Institut für Rechnerarchitektur
und Parallelrechner
Sortiere nach Filtere nach aus Projekt
  
zurück zu den Publikationen
Ihre Anfrage lieferte 54 Ergebnisse.

Baumann, Christoph   BibTeX
Ownership-Based Order Reduction and Simulation in Shared-Memory Concurrent Computer Systems.
Dissertation, Saarland University, Saarbrücken, 2014.
Note: see also list of known errors
 
Lutsyk, Petro     BibTeX
Pipelined MIPS Processor with a Store Buffer.
Masterarbeit, Saarland University, 2014.
 
Schmaltz, Sabine   BibTeX
Towards the Pervasive Formal Verification of Multi-Core Operating Systems and Hypervisors Implemented in C.
Dissertation, Saarland University, Saarbrücken, 2013.
 
Kovalev, Mikhail   BibTeX
TLB Virtualization in the Context of Hypervisor Verification.
Dissertation, Saarland University, Saarbrücken, 2013.
 
Shadrin, Andrey   BibTeX
Mixed Low- and High Level Programming Languages Semantics.Automated Verification of a Small Hypervisor: Putting It All Together..
Dissertation, Saarland University, Saarbrücken, 2012.
 
Schmidt, Mareike   BibTeX
Formal Verification of a Small Real-Time Operating System.
Dissertation, Saarland University, Saarbrücken, 2011.
Note: You can find the corresponding theory files in release vlibolos-trunk-r31831.tar.gz (4.0M) of the Verisoft Repository.
 
Degenbaev, Ulan   BibTeX
Formal Specification of the x86 Instruction Set Architecture.
Dissertation, Saarland University, Saarbrücken, 2011.
 
Müller, Christian   BibTeX
Complete Formal Hardware Verification of Interfaces for a FlexRay-Like Bus.
Dissertation, Saarland University, Saarbrücken, 2011.
 
Dörrenbächer, Jan   BibTeX
Formal Specification and Verification of a Microkernel.
Dissertation, Saarland University, Saarbrücken, 2010.
 
Starostin, Artem   BibTeX
Formal Verification of Demand Paging.
Dissertation, Saarland University, Saarbrücken, 2010.
 
   weiter