Known errata in *A Pipelined Multi-core MIPS Machine, Hardware Implementation and Correctness Proof*

Saarland University, Computer Science
*Institut für Rechnerarchitektur und Parallelrechner*
December 16, 2015

---

**Nine Shades of RAM**

1. p.91, typo in the name of the address input, should be

\[ Sout(h) = h.S(Sa(h)) \]

**A Basic Sequential MIPS Machine**

2. p.145, figure 99: the figure is wrong, should be

![Figure 99](image)

3. p.146, figure 100: typo in the name of the fields of the BCE unit, should be

\[ bf[3 : 1] \text{ and } bf[0]. \]

**Pipelining**

4. p.164: typo in the text, should be

...into 5 circuit stages \( cir(i) \) with \( i \in [1 : 5] \), such that...

5. p.167: typo in the text, should be

For \( k \in [1 : 5] \) circuit stage \( cir(k) \) is input for register stage \( k \) and...

6. p.189: typos in the proof, should be

\[
\begin{align*}
gprin_i^\pi &= lres_i^\pi \\
&= lres_i^\sigma \\
&= gprin_i^\sigma
\end{align*}
\]

and

\[
\begin{align*}
gprin_i^\pi &= C4_i^\pi \\
&= C_i^\sigma \\
&= gprin_i^\sigma
\end{align*}
\]

in the cases of resp. load and not-store instructions.
7. p.198, figure 123: the figure is wrong, the multiplexer is missing, should be

\[
\begin{array}{c}
stall_k \\
\text{haz}_k \\
stall_{k+1} \\
\end{array}
\]

\[
\begin{array}{c}
\text{full}_{k-1} \\
\text{full}_{k-1} \\
\text{reset} \\
\end{array}
\]

\[\text{full}_k \]

\[\text{reset} \]

Caches and Shared Memory

8. p.214, proof of Lemma 8.1: typo in the first line, should be

\[ \text{hhit}(h.ca, a) \equiv h.ca.s(a.c) \neq I \land h.ca.tag(a.c) = a.t \]

9. p.218: definition of the outputs of the fully associative cache, should be

\[ h.ca.data(b) \quad \text{and} \quad h.ca.s(b) \]

10. p.223: typo in the notation, should be

\[ aca(i).X^t = aca(h^t.ca(i)).X \]

11. p.232: typo in the definition of semantics of the global access, should be

\[ \forall j : sprot(j) = \text{C}2(ac(j).s(a), mprot) \]

12. p.246, figure 137, comment:

For \textit{souta} there is a multiplexer forcing the state of the abstract cache to invalid in case of \textit{phit}.
For the slave state \textit{soutb} the corresponding mux is not present. The reason is, that the slave only participates in the protocol (and the output of circuit \textit{C}2 is only used) if \textit{bhit} = 1.

13. p.254, figure 140: the figure is wrong, the multiplexer is missing, should be

\[ \text{req} \]

\[ \text{grant} \]

\[ \text{reset} \]

14. p.262, lemma 8.16: one case is not covered in the proof. When considering \( G(i)^{t-1} \) we should neither be in state \( w(i)^{t-1} \) (which is present) nor take transition (9) (which is missing). However, the statement of the lemma still holds, while the proof is easily fixable by adding the missing case.
15. p.286, lemma 8.51: typo in the proof, should be
   \[ q = \max \{ t' \mid \text{wait}(i)^t \land t' < t \} \]

16. p.290, lemma 8.56: typo in the formulation, in the second line it should be
   \[ \neg \text{acc}(i, k) \cdot f \]

17. p.291, lemma 8.57: typo in the formulation, should be
   \[ X \in \{ s, \text{tag}, \text{data} \} \]

18. p.294, lemma 8.58: typo in the formulation, should be
   \[ \neg \]

19. p.298, lemma 8.62: typo in the proof uses \[ \neg \text{acc}(i, k) \cdot f \]

20. Lemma 8.35 (m1) ignores the multiplexer at the s input of circuit C2 forwarding the next state
   \[ M = \text{aca}(j).s^{t+1}(\text{badin}(j)^t) \]
   in case of a local write. Thus the correct statement is
   \[
   \text{sprotout}(j)^{t+1} = \begin{cases} 
   C2(M, \text{mprotin}(j)^t) & \text{localw}(j)^t \land \text{ca}(j).\text{pa}^t = \text{badin}(j)^t \\
   C2(\text{sout}(j)^t, \text{mprotin}(j)^t) & \text{otherwise}
   \end{cases}
   \]
   \[
   = \begin{cases} 
   C2(\text{aca}(j), s^{t+1}(\text{badin}(j)^t), \text{mprotin}(j)^t) & \text{localw}(j)^t \land \text{ca}(j).\text{pa}^t = \text{badin}(j)^t \\
   C2(\text{aca}(j), s(t)(\text{badin}(j)^t), \text{mprotin}(j)^t) & \text{otherwise}
   \end{cases}
   \]

21. Lemma 8.58 (stable slaves) must hold for one more cycle in the absence of local writes
   \[ q(j) \in \begin{cases} 
   [s(i, k) + 2 : t] & \text{localw}(j)^{s(i,k)+1} \land \text{ca}(j).\text{pa}^{s(i,k)+1} = a \\
   [s(i, k) + 1 : t] & \text{otherwise}
   \end{cases} \]
   In cycle \( s(i, k) + 1 \) only local writes to address \( a \) can end. If no such write ends, one concludes with lemma 8.57 (unchanged cache lines)
   \[ \text{aca}(j).X^{s(i,k)+1}(a) = \text{aca}(j).X^{s(i,k)+2}(a) \]

22. In the proof of lemma 8.64 (one step) one uses in the case \( w(j)^{s(i,k)} \) first the data transfer lemma 8.35 with \( t = s(i,k) + 1 \) and then lemma 8.58 literally to conclude
   \[
   \text{sprotout}(j)^{s(i,k)+2} = \begin{cases} 
   C2(\text{aca}(j), s^{s(i,k)+2}(a), \text{mprotin}(j)^{s(i,k)+1})(\text{ch}, \text{di}) & \text{localw}(j)^{s(i,k)+1} \land \text{ca}(j).\text{pa}^{s(i,k)+1} = a \\
   C2(\text{aca}(j), s^{s(i,k)+1}(a), \text{mprotin}(j)^{s(i,k)+1})(\text{ch}, \text{di}) & \text{otherwise}
   \end{cases}
   \]
   \[ = C2(\text{aca}(j), s^{s(i,k)}(a), \text{mprotin}(i)^{s(i,k)})(\text{ch}, \text{di}) \]

A Multi-core Processor

23. p.329: typo in the definition of the instruction cache interface, should be
   \[ \text{In}_{\pi} = \begin{cases} 
   \text{ica.pdout}[63 : 32] & \text{ima}_{\pi}[2] = 1 \\
   \text{ica.pdout}[31 : 6] & \text{ima}_{\pi}[2] = 0
   \end{cases} \]

24. p.329: typo in the definition of the data cache interface, should be
   \[ \text{dmout}_{\pi} = \text{dca.pdout} \]

25. p.340: index \( i \) is incorrect, should be \( i_y \)